Commit Graph

3471 Commits

Author SHA1 Message Date
QCTECMDR Service
bbeca0cca0 Merge "ARM: dts: msm: Add support for dispcc_mx clock controller node" 2025-01-23 11:57:37 -08:00
QCTECMDR Service
7f872ad106 Merge "ARM: dts: msm: Update S1B/S2B/S3B min voltages for tuna" 2025-01-23 11:57:37 -08:00
Linux Build Service Account
b87514069e Merge "ARM: dts: msm: Add support for guest-cpus" into kernel.lnx.6.6.r1-rel 2025-01-23 08:34:25 -08:00
Priyansh Jain
fdf5b9c6bd ARM: dts: qcom: Update gpu mitigation level and BCL threshold for tuna
Update gpu mitigation level for tuna and BCL threshold based on latest
recommendation.

Change-Id: I51e9e60d6439439ce76fa4cfbdf7e4d909ef727e
Signed-off-by: Priyansh Jain <quic_priyjain@quicinc.com>
2025-01-23 18:39:45 +05:30
QCTECMDR Service
f928797cf4 Merge "ARM: dts: msm: Fix the protected clocks for gcc" 2025-01-23 02:31:49 -08:00
Swetha Chikkaboraiah
67b2369061 ARM: dts: msm: Add support for guest-cpus
Add support for offlining CPUs during VM load for Parrot.

Change-Id: Id5dad4d40375942a2f8ad671345390ecfc7a3926
Signed-off-by: Swetha Chikkaboraiah <quic_schikk@quicinc.com>
(cherry picked from commit 07b61ddce6)
2025-01-23 15:45:07 +05:30
Rui Chen
a04cc4f29b ARM: dts: msm: add trusted touch properties for kera qrd
Add trusted touch properties for kera qrd platforms.

Change-Id: I6f6c65fcaa5300850c543ebe708b00a005a0a40f
Signed-off-by: Rui Chen <quic_ruc@quicinc.com>
2025-01-23 16:32:57 +08:00
Sanskar Omar
4b87355d27 ARM: dts: msm: Add fps entry for kera
Add fps entry for kera.

Change-Id: I04ff258f3d36345f9c618a3745253371a9e49420
Signed-off-by: Sanskar Omar <quic_sansomar@quicinc.com>
2025-01-23 11:28:21 +05:30
Prem Sai Grandhi
425ccfd29a ARM: dts: msm: SLC SCID Heuristics support for tuna
Enables HEURISTICS SCID for tuna.

Change-Id: Ie88346943ba30dbcdab502b56d20614a3f296118
Signed-off-by: Prem Sai Grandhi <quic_grandhir@quicinc.com>
2025-01-23 10:35:53 +05:30
QCTECMDR Service
1732034de5 Merge "ARM: dts: msm: Add support for guest-cpus" 2025-01-22 14:29:26 -08:00
QCTECMDR Service
66f8f0575a Merge "ARM: dts: msm: add ddr-lpi qmi for tuna" 2025-01-22 14:29:26 -08:00
QCTECMDR Service
05e73a6fbc Merge "ARM: dts: msm: add goodix touch driver device nodes for tuna" 2025-01-22 06:04:57 -08:00
QCTECMDR Service
8bea7c54dc Merge "ARM: dts: qcom: Enable qup3 for mtp" 2025-01-22 01:45:04 -08:00
QCTECMDR Service
403a6fb604 Merge "ARM: dts: msm: Update qfprom node in kera for speed bin and gaming fuse" 2025-01-21 21:45:26 -08:00
QCTECMDR Service
52aa48ee75 Merge "ARM: dts: msm: Enable idle states for tuna VMs" 2025-01-21 04:11:01 -08:00
QCTECMDR Service
cd5e65553a Merge "ARM: dts: msm: Update cpucp regions for tuna" 2025-01-21 04:11:00 -08:00
QCTECMDR Service
b3ad11eb0e Merge "ARM: dts: qcom: Enable UFS MCQ on Kera platforms" 2025-01-21 04:11:00 -08:00
QCTECMDR Service
b20688629e Merge "ARM: dts: msm: add dcc registers into dt for tuna" 2025-01-21 04:11:00 -08:00
Anaadi Mishra
e2226e200c ARM: dts: msm: Fix the protected clocks for gcc
Fix the clock handle entries in the protected clocks for gcc on Kera.

Change-Id: I0f7f633b0961fa2dda952fb9b53824aa45968595
Signed-off-by: Anaadi Mishra <quic_anaadim@quicinc.com>
2025-01-21 16:30:26 +05:30
Abhinav Saurabh
c301ec7df2 ARM: dts: msm: add goodix touch driver device nodes for tuna
Add goodix touch driver device nodes on tuna for CDP.

Change-Id: I6f4bbfdf8848bf823e6937404c354dce6814e80f
Signed-off-by: Abhinav Saurabh <quic_abhisaur@quicinc.com>
2025-01-21 15:56:39 +05:30
Prasanna S
0a6f221e22 fixing the diff w.r.t mainline
Change-Id: I2661dd62c161eca692c21f476a75617bce58a160
Signed-off-by: Vishvanath Singh <quic_vishvana@quicinc.com>
2025-01-20 23:35:50 -08:00
songchai
e0754fd7fb ARM: dts: msm: add ddr-lpi qmi for tuna
add ddr-lpi qmi for tuna.

Change-Id: I920f472840195bc6636732eb511abb2e2fbc21c4
Signed-off-by: songchai <quic_songchai@quicinc.com>
2025-01-20 18:25:20 -08:00
Vijayanand Jitta
2479ee1993 Revert "ARM: dts: msm: Disable mem-offline node"
This reverts commit 3058bd1549.

Signed-off-by: Vijayanand Jitta <quic_vjitta@quicinc.com>
2025-01-21 01:55:10 +05:30
Manish Pandey
32cc15e50e ARM: dts: msm: Add UFS CPU masks for tuna
Add `qcom,cluster-mask`, and `qcom,esi-affinity-mask` to specify
CPU and cluster configurations. These additions aim to enhance UFS
performance by optimizing CPU and cluster utilization.

Change-Id: Ib54d842d47341190a3b400e91a4520d2b72a4e24
Signed-off-by: Manish Pandey <quic_mapa@quicinc.com>
2025-01-21 01:55:06 +05:30
Anand Tarakh
1d4de97fac ARM: dts: msm: enable touch support for Kera ATP platform
Enable touch support for Kera ATP platform.

Change-Id: Ib4fa26a97df01d90678e5c8c98444ffb1303e0fc
Signed-off-by: Anand Tarakh <quic_atarakh@quicinc.com>
2025-01-21 01:55:06 +05:30
Manish Pandey
c06a30e188 ARM: dts: qcom: Enable UFS MCQ on Kera platforms
Enable the UFS MCQ feature on the Kera platforms.

Change-Id: I3e6349010c442666bef9a7b7c24dcd22e9d717b4
Signed-off-by: Manish Pandey <quic_mapa@quicinc.com>
2025-01-21 01:55:03 +05:30
Ajit Pandey
e977a5dfa3 ARM: dts: qcom: Add support for clk8_a4 as fixed factor clock
Add support for clk8_a4 as fixed factor clock for client to be
able to request on them for Kera platform.

Change-Id: I3f6fe7e444231be4489cf4459b1f98cc19417b48
Signed-off-by: Ajit Pandey <quic_ajipan@quicinc.com>
2025-01-21 01:55:00 +05:30
Linux Build Service Account
3b38b99455 Merge "ARM: dts: msm: Enable PCIe1 for kera" into kernel.lnx.6.6.r1-rel 2025-01-20 12:14:22 -08:00
Sushrut Shree Trivedi
ce610dfc21 ARM: dts: msm: Enable PCIe1 for kera
This change adds PCIe1 node for kera.

Change-Id: I5c5b0b2a1a1654b187b7bcfe031602f6786efb4f
Signed-off-by: Sushrut Shree Trivedi <quic_sushruts@quicinc.com>
2025-01-21 01:42:56 +05:30
Ravulapati Vishnu Vardhan Rao
61235b8386 ARM: dts: qcom: Enable qup3 for mtp
Enable qup3 for MTP for Kera.
Enable wcd_usbss on MTP.

Change-Id: I84a9747a14cdc8931f37edf5910f318b23ba1d19
Signed-off-by: Ravulapati Vishnu Vardhan Rao <quic_visr@quicinc.com>
2025-01-20 22:42:33 +05:30
Manish Pandey
7ba4fef4ec ARM: dts: msm: Update Reference Clock to clk8_a4 for Kera UFS 2.x
The Kera UFS 2.x requires a reference clock of 19.2MHz. Currently,
the reference clock provided by the DTSI node RPMH_LN_BB_CLK3
returns clk_get_rate() as 38.4MHz.

To address this, the handler is updated to use clk8_a4, ensuring the
clock rate is set to 19.2MHz.

Change-Id: I92ad772c7b86652c0dc5bdc3af18a9db900d74e5
Signed-off-by: Manish Pandey <quic_mapa@quicinc.com>
Signed-off-by: Vishvanath Singh <quic_vishvana@quicinc.com>
2025-01-20 15:13:53 +05:30
Vishvanath Singh
49f20e9cf6 Revert "ARM: dts: msm: Fake UFS Ref clock to run on HS mode"
This reverts commit d5c176fe3b.

Change-Id: I50cc341052b54a6d9381d0c6501f78413dd31dc4
Signed-off-by: Vishvanath Singh <quic_vishvana@quicinc.com>
2025-01-20 15:13:30 +05:30
QCTECMDR Service
0b3c89dfe5 Merge "ARM: dts: qcom: Update passive polling delay for tuna and kera thermalzones" 2025-01-19 22:13:07 -08:00
Vijayanand Jitta
4c35a7013a ARM: dts: msm: Update cpucp regions for tuna
Update cpucp regions for tuna, inline with v2.
This removes pdp region and reduces cpucp_scandump
region to 1.5MB.

Change-Id: I571d8012545c7c547f0115d86e10183964fe7d8f
Signed-off-by: Vijayanand Jitta <quic_vjitta@quicinc.com>
2025-01-19 20:47:29 -08:00
QCTECMDR Service
24ce03fc99 Merge "ARM: dts: msm: Add llcc perfmon node for kera SOC" 2025-01-19 11:15:43 -08:00
QCTECMDR Service
a195b36574 Merge "ARM: dts: msm: Add glink probe entry for Kera" 2025-01-19 11:15:43 -08:00
QCTECMDR Service
9cb3c12c58 Merge "ARM: dts: msm: Update init mode as LPM for L2G for tuna" 2025-01-18 00:38:39 -08:00
QCTECMDR Service
e6be7f713b Merge "ARM: dts: msm: Update init mode as LPM for L11B for kera" 2025-01-18 00:38:39 -08:00
QCTECMDR Service
d21e532ad4 Merge "ARM: dts: qcom: remove unused gpio" 2025-01-17 05:51:50 -08:00
QCTECMDR Service
6730aa74e9 Merge "Revert "ARM: dts: msm: Disable mem-offline node"" 2025-01-17 05:51:50 -08:00
QCTECMDR Service
6342477f1b Merge "ARM: dts: msm: add trusted touch properties for tuna qrd" 2025-01-17 05:51:50 -08:00
QCTECMDR Service
308c679729 Merge "Revert "ARM: dts: msm: Disable mem-offline node"" 2025-01-17 05:51:50 -08:00
Kavya Nunna
a12606e007 ARM: dts: msm: Update init mode as LPM for L2G for tuna
Update init mode as LPM , as L2G is kept always-on
if client is not available during boot in sleep state NPM
is voted because of init vote, update init mode to LPM.

Change-Id: I929be465451d0968cea75d486071b8593470ae9e
Signed-off-by: Kavya Nunna <quic_knunna@quicinc.com>
2025-01-17 02:07:20 -08:00
Kavya Nunna
280a4588dc ARM: dts: msm: Update init mode as LPM for L11B for kera
update init mode as LPM , as L11B is kept always-on
if client is not available during boot in sleep state NPM is voted
because of init vote, update init mode to LPM.

Change-Id: I6e3602106970db24ca3166ded7176791515f7901
Signed-off-by: Kavya Nunna <quic_knunna@quicinc.com>
2025-01-17 02:06:50 -08:00
Kaushal Sanadhya
4b3299d726 ARM: dts: msm: Update qfprom node in kera for speed bin and gaming fuse
Define speed bin and gaming fuse in qfprom node for kera gpu.

Change-Id: Ic0dd6e1c5c3c753cccc44aa25c3c56e340c675fb
Signed-off-by: Kaushal Sanadhya <quic_ksanadhy@quicinc.com>
2025-01-16 23:41:53 -08:00
Pranav Mahesh Phansalkar
750a2cdf68 ARM: dts: msm: Add glink probe entry for Kera
Add glink probe driver entry for Kera to have a way for
glink core to get pm notifications during apps suspend/resume.

Change-Id: I4c3a41dfb1bcb9e28ecad040c616b563be0b5e40
Signed-off-by: Pranav Mahesh Phansalkar <quic_pphansal@quicinc.com>
2025-01-17 12:46:32 +05:30
Sneh Mankad
d5211a259f ARM: dts: msm: Add PDC as wakeup parent to TLMM for sdxkova
Add PDC interrupt controller as wakeup-parent to enable
TLMM interrupts to wake up the SoC.

Change-Id: I3b75f257153ffbc4cac6d58f2f57bdb70cf07913
Signed-off-by: Sneh Mankad <quic_smankad@quicinc.com>
2025-01-16 22:09:50 -08:00
Manish Pandey
8edd785e2f ARM: dts: qcom: Enable UFS MCQ on Kera platforms
Enable the UFS MCQ feature on the Kera platforms.

Change-Id: I3e6349010c442666bef9a7b7c24dcd22e9d717b4
Signed-off-by: Manish Pandey <quic_mapa@quicinc.com>
2025-01-16 21:50:00 -08:00
Raviteja Laggyshetty
8b80d83de7 ARM: dts: msm: Add pcie and display voter devices for KERA
Add pcie and display CRM voters for kera.
This will allow interconnect providers to target their
votes on CESTA DRV for meeting cesta client bandwidth constraints.

Change-Id: I16198f67ca4a8f7b2d3704044704b78bd267e2f3
Signed-off-by: Raviteja Laggyshetty <quic_rlaggysh@quicinc.com>
2025-01-17 07:58:03 +05:30
Linux Build Service Account
682957b7e4 Merge 3bce742da8 on remote branch
Change-Id: I2b9da54428345ae4abbdea1e8865eb0a1181ed14
2025-01-16 09:17:47 -08:00