ARM: dts: msm: correct soccp-config offset for Sun SOC
SOCCP sleep status register is incorrectly set to 0x9a000, correct it. Change-Id: I8533e9788614dbb4862ddd272caee7e76b96ed7e Signed-off-by: Satya Durga Srinivasu Prabhala <quic_satyap@quicinc.com>
This commit is contained in:
@@ -3210,7 +3210,7 @@
|
||||
clock-names = "xo";
|
||||
|
||||
memory-region = <&soccp_mem 0>;
|
||||
soccp-config = <&tcsr 0x9a000>;
|
||||
soccp-config = <&tcsr 0x1a000>;
|
||||
|
||||
/* Inputs from SOCCP */
|
||||
interrupts-extended = <&intc GIC_SPI 167 IRQ_TYPE_LEVEL_HIGH>,
|
||||
|
Reference in New Issue
Block a user