ARM: dts: msm: Fake UFS Ref clock to run on HS mode
Change-Id: I0045b2df13f1d6e6bcf0e4ee5c5553a7c0560807 Signed-off-by: Vishvanath Singh <quic_vishvana@quicinc.com>
This commit is contained in:
@@ -57,5 +57,39 @@
|
|||||||
qcom,vccq2-parent-supply = <&S1B>;
|
qcom,vccq2-parent-supply = <&S1B>;
|
||||||
qcom,vccq2-parent-max-microamp = <210000>;
|
qcom,vccq2-parent-max-microamp = <210000>;
|
||||||
|
|
||||||
|
clock-names =
|
||||||
|
"core_clk",
|
||||||
|
"bus_aggr_clk",
|
||||||
|
"iface_clk",
|
||||||
|
"core_clk_unipro",
|
||||||
|
"core_clk_ice",
|
||||||
|
"ref_clk",
|
||||||
|
"tx_lane0_sync_clk",
|
||||||
|
"rx_lane0_sync_clk",
|
||||||
|
"rx_lane1_sync_clk",
|
||||||
|
"dev_ref_clk";
|
||||||
|
clocks =
|
||||||
|
<&gcc GCC_UFS_PHY_AXI_CLK>,
|
||||||
|
<&gcc GCC_AGGRE_UFS_PHY_AXI_CLK>,
|
||||||
|
<&gcc GCC_UFS_PHY_AHB_CLK>,
|
||||||
|
<&gcc GCC_UFS_PHY_UNIPRO_CORE_CLK>,
|
||||||
|
<&gcc GCC_UFS_PHY_ICE_CORE_CLK>,
|
||||||
|
<&rpmhcc RPMH_CXO_CLK>,
|
||||||
|
<&gcc GCC_UFS_PHY_TX_SYMBOL_0_CLK>,
|
||||||
|
<&gcc GCC_UFS_PHY_RX_SYMBOL_0_CLK>,
|
||||||
|
<&gcc GCC_UFS_PHY_RX_SYMBOL_1_CLK>,
|
||||||
|
<&rpmhcc RPMH_LN_BB_CLK3>;
|
||||||
|
freq-table-hz =
|
||||||
|
<100000000 403000000>,
|
||||||
|
<0 0>,
|
||||||
|
<0 0>,
|
||||||
|
<100000000 403000000>,
|
||||||
|
<100000000 403000000>,
|
||||||
|
<0 0>,
|
||||||
|
<0 0>,
|
||||||
|
<0 0>,
|
||||||
|
<0 0>,
|
||||||
|
<0 0>;
|
||||||
|
|
||||||
status = "ok";
|
status = "ok";
|
||||||
};
|
};
|
||||||
|
Reference in New Issue
Block a user