ARM: dts: msm: mm-drivers: support cache coherence with shared memory
This change enables cache coherency on the carved-out memory region shared with SOCCP. Change-Id: If20659b1153a06e42d15105d5ee1837f0356ef04 Signed-off-by: Grace An <quic_gracan@quicinc.com>
This commit is contained in:
@@ -15,6 +15,7 @@
|
||||
interrupt-controller;
|
||||
#interrupt-cells = <1>;
|
||||
iommus = <&apps_smmu 0x562 0x1>;
|
||||
dma-coherent;
|
||||
soccp_controller = <&soccp_pas>;
|
||||
|
||||
qcom,hw-fence-table-entries = <8192>;
|
||||
|
Reference in New Issue
Block a user