ARM: dts: msm: add support to configure hw-fence ctl reg offset
This change adds support for configuring mdp hw-fence ctl register offset, as this value can change from target-to-target. Change-Id: I436bec0732473c21cf4753cb292204ce618de512 Signed-off-by: Christina Oliveira <quic_coliveir@quicinc.com>
This commit is contained in:
@@ -266,6 +266,7 @@
|
||||
qcom,sde-ipcc-protocol-id = <0x4>;
|
||||
qcom,sde-ipcc-client-dpu-phys-id = <0x14>;
|
||||
qcom,sde-soccp-controller = <&soccp_pas>;
|
||||
qcom,sde-hw-fence-mdp-ctl-offset = <0x20000>;
|
||||
|
||||
/* offsets are relative to "mdp_phys + qcom,sde-off */
|
||||
qcom,sde-reg-dma-off = <0 0x800>;
|
||||
|
||||
Reference in New Issue
Block a user