samsung_sm8750/android_kernel_samsung_sm8750-devicetrees
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

ARM: dts: msm: add initial dp display nodes for Kera target

Browse Source 
Add initial dp display nodes for Kera target.

Change-Id: Ic1b7abe71ae58b414c5d51a10d4b99a3c1e862cb
Signed-off-by: Mani Chandana Ballary Kuntumalla <quic_mkuntuma@quicinc.com>
Signed-off-by: lnxdisplay <lnxdisplay@localhost>
This commit is contained in:
Mani Chandana Ballary Kuntumalla
2024-10-28 14:07:38 +05:30
committed by lnxdisplay
parent 984fda4d7d
commit 4eced6e8c6
1 changed files with 169 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

169
display/kera-sde.dtsi
View File

@@ -3,11 +3,180 @@
* Copyright (c) 2024 Qualcomm Innovation Center, Inc. All rights reserved.
*/
#include <dt-bindings/regulator/qcom,rpmh-regulator-levels.h>
#include <dt-bindings/clock/qcom,dispcc-tuna.h>
#include <dt-bindings/clock/qcom,gcc-kera.h>
#include <dt-bindings/clock/qcom,rpmh.h>
#include <dt-bindings/clock/qcom,tcsrcc-sun.h>
#include "kera-sde-common.dtsi"
&soc {
ext_disp: qcom,msm-ext-disp {
compatible = "qcom,msm-ext-disp";
ext_disp_audio_codec: qcom,msm-ext-disp-audio-codec-rx {
compatible = "qcom,msm-ext-disp-audio-codec-rx";
};
};
qcom_msmhdcp: qcom,msm_hdcp {
compatible = "qcom,msm-hdcp";
};
sde_dp_pll: qcom,dp_pll@88ea000 {
compatible = "qcom,dp-pll-4nm-v1.1";
#clock-cells = <1>;
};
sde_dp: qcom,dp_display@af54000 {
cell-index = <0>;
compatible = "qcom,dp-display";
status = "disabled";
//usb-phy = <&usb_qmp_dp_phy>;
qcom,ext-disp = <&ext_disp>;
usb-controller = <&usb0>;
qcom,altmode-dev = <&altmode 0>;
reg = <0xaf54000 0x104>,
<0xaf54200 0x0c0>,
<0xaf55000 0x770>,
<0xaf56000 0x09c>,
<0x88eaa00 0x200>,
<0x88ea200 0x200>,
<0x88ea600 0x200>,
<0x88ea000 0x200>,
<0x88e8000 0x020>,
<0xaee1000 0x034>,
<0xaf57000 0x09c>,
<0xaf09000 0x014>;
reg-names = "dp_ahb", "dp_aux", "dp_link",
"dp_p0", "dp_phy", "dp_ln_tx0", "dp_ln_tx1",
"dp_pll", "usb3_dp_com", "hdcp_physical",
"dp_p1", "gdsc";
interrupt-parent = <&mdss_mdp>;
interrupts = <12 0>;
#clock-cells = <1>;
clocks = <&dispcc DISP_CC_MDSS_DPTX0_AUX_CLK>,
<&rpmhcc RPMH_CXO_CLK>,
<&tcsrcc TCSR_USB3_CLKREF_EN>,
<&gcc GCC_USB3_PRIM_PHY_PIPE_CLK>,
<&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK>,
<&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK_SRC>,
<&sde_dp_pll 0>,
<&dispcc DISP_CC_MDSS_DPTX0_LINK_INTF_CLK>,
<&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>,
<&sde_dp_pll 1>,
<&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC>,
<&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK>,
<&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK>;
clock-names = "core_aux_clk", "rpmh_cxo_clk", "core_usb_ref_clk_src",
"core_usb_pipe_clk", "link_clk", "link_clk_src", "link_parent",
"link_iface_clk", "pixel_clk_rcg", "pixel_parent",
"pixel1_clk_rcg", "strm0_pixel_clk", "strm1_pixel_clk";
qcom,dp-pll = <&sde_dp_pll>;
qcom,phy-version = <0x600>;
qcom,aux-cfg0-settings = [20 00];
qcom,aux-cfg1-settings = [24 13];
qcom,aux-cfg2-settings = [28 A4];
qcom,aux-cfg3-settings = [2c 00];
qcom,aux-cfg4-settings = [30 0a];
qcom,aux-cfg5-settings = [34 26];
qcom,aux-cfg6-settings = [38 0a];
qcom,aux-cfg7-settings = [3c 03];
qcom,aux-cfg8-settings = [40 b7];
qcom,aux-cfg9-settings = [44 03];
qcom,max-pclk-frequency-khz = <675000>;
qcom,widebus-enable;
qcom,dsc-feature-enable;
qcom,fec-feature-enable;
qcom,dsc-continuous-pps;
qcom,qos-cpu-mask = <0xf>;
qcom,qos-cpu-latency-us = <300>;
vdda-1p2-supply = <&L4B>;
vdda-0p9-supply = <&L7K>;
vdda_usb-0p9-supply = <&L7K>;
//vdd_mx-supply = <&VDD_MXA_LEVEL>;
dp_phy_gdsc-supply = <&gcc_usb3_phy_gdsc>;
qcom,hbr-rbr-voltage-swing = <0x07 0x0f 0x16 0x1f>,
<0x11 0x1e 0x1f 0xff>,
<0x16 0x1f 0xff 0xff>,
<0x1f 0xff 0xff 0xff>;
qcom,hbr-rbr-pre-emphasis = <0x00 0x0d 0x14 0x1a>,
<0x00 0x0e 0x15 0xff>,
<0x00 0x0e 0xff 0xff>,
<0x02 0xff 0xff 0xff>;
qcom,hbr2-3-voltage-swing = <0x02 0x12 0x16 0x1a>,
<0x09 0x19 0x1f 0xff>,
<0x10 0x1f 0xff 0xff>,
<0x1f 0xff 0xff 0xff>;
qcom,hbr2-3-pre-emphasis = <0x00 0x0c 0x15 0x1b>,
<0x02 0x0e 0x16 0xff>,
<0x02 0x11 0xff 0xff>,
<0x04 0xff 0xff 0xff>;
qcom,ctrl-supply-entries {
#address-cells = <1>;
#size-cells = <0>;
qcom,ctrl-supply-entry@0 {
reg = <0>;
qcom,supply-name = "vdda-1p2";
qcom,supply-min-voltage = <1200000>;
qcom,supply-max-voltage = <1320000>;
qcom,supply-enable-load = <30000>;
qcom,supply-disable-load = <0>;
};
};
qcom,phy-supply-entries {
#address-cells = <1>;
#size-cells = <0>;
qcom,phy-supply-entry@0 {
reg = <0>;
qcom,supply-name = "vdda-0p9";
qcom,supply-min-voltage = <912000>;
qcom,supply-max-voltage = <950000>;
qcom,supply-enable-load = <114000>;
qcom,supply-disable-load = <0>;
};
qcom,phy-supply-entry@1 {
reg = <1>;
qcom,supply-name = "vdda_usb-0p9";
qcom,supply-min-voltage = <880000>;
qcom,supply-max-voltage = <950000>;
qcom,supply-enable-load = <2500>;
qcom,supply-disable-load = <0>;
};
};
qcom,pll-supply-entries {
#address-cells = <1>;
#size-cells = <0>;
qcom,pll-supply-entry@0 {
reg = <0>;
qcom,supply-name = "vdd_mx";
qcom,supply-min-voltage =
<RPMH_REGULATOR_LEVEL_TURBO>;
qcom,supply-max-voltage =
<RPMH_REGULATOR_LEVEL_MAX>;
qcom,supply-enable-load = <0>;
qcom,supply-disable-load = <0>;
};
};
};
};
&mdss_mdp {