samsung_sm8750/android_kernel_samsung_sm8750-devicetrees
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Merge "ARM: dts: msm: kera: Add capacity and DPC properties"

Browse Source
This commit is contained in:
QCTECMDR Service
2024-11-22 09:11:29 -08:00
committed by Gerrit - the friendly Code Review server
parent cd178b4559 8a7de6048a
commit 2f4241ee98
1 changed files with 16 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

16
qcom/kera.dtsi
View File

@@ -101,6 +101,8 @@
power-domain-names = "psci";
next-level-cache = <&L2_0>;
#cooling-cells = <2>;
dynamic-power-coefficient = <100>;
capacity-dmips-mhz = <1024>;
L2_0: l2-cache {
compatible = "cache";
cache-level = <2>;
@@ -122,6 +124,8 @@
power-domains = <&CPU_PD1>;
power-domain-names = "psci";
next-level-cache = <&L2_0>;
dynamic-power-coefficient = <100>;
capacity-dmips-mhz = <1024>;
#cooling-cells = <2>;
};
@@ -135,6 +139,8 @@
power-domain-names = "psci";
next-level-cache = <&L2_2>;
#cooling-cells = <2>;
dynamic-power-coefficient = <100>;
capacity-dmips-mhz = <1024>;
L2_2: l2-cache {
compatible = "cache";
cache-level = <2>;
@@ -152,6 +158,8 @@
power-domain-names = "psci";
next-level-cache = <&L2_3>;
#cooling-cells = <2>;
dynamic-power-coefficient = <263>;
capacity-dmips-mhz = <1566>;
L2_3: l2-cache {
compatible = "cache";
cache-level = <2>;
@@ -169,6 +177,8 @@
power-domain-names = "psci";
next-level-cache = <&L2_4>;
#cooling-cells = <2>;
dynamic-power-coefficient = <263>;
capacity-dmips-mhz = <1566>;
L2_4: l2-cache {
compatible = "cache";
cache-level = <2>;
@@ -186,6 +196,8 @@
power-domain-names = "psci";
next-level-cache = <&L2_5>;
#cooling-cells = <2>;
dynamic-power-coefficient = <263>;
capacity-dmips-mhz = <1566>;
L2_5: l2-cache {
compatible = "cache";
cache-level = <2>;
@@ -203,6 +215,8 @@
power-domain-names = "psci";
next-level-cache = <&L2_6>;
#cooling-cells = <2>;
dynamic-power-coefficient = <263>;
capacity-dmips-mhz = <1566>;
L2_6: l2-cache {
compatible = "cache";
cache-level = <2>;
@@ -220,6 +234,8 @@
power-domain-names = "psci";
next-level-cache = <&L2_7>;
#cooling-cells = <2>;
dynamic-power-coefficient = <289>;
capacity-dmips-mhz = <1607>;
L2_7: l2-cache {
compatible = "cache";
cache-level = <2>;