Merge "ARM: dts: msm: Add correct pin functionality for ravelin pinctrl dtsi"

This commit is contained in:
QCTECMDR Service
2024-11-13 05:31:12 -08:00
committed by Gerrit - the friendly Code Review server

View File

@@ -468,7 +468,7 @@
qupv3_se4_i2c_sda_active: qupv3_se4_i2c_sda_active { qupv3_se4_i2c_sda_active: qupv3_se4_i2c_sda_active {
mux { mux {
pins = "gpio8"; pins = "gpio8";
function = "qup0_se4_l0_mira"; function = "qup0_se4_l0";
}; };
config { config {
@@ -481,7 +481,7 @@
qupv3_se4_i2c_scl_active: qupv3_se4_i2c_scl_active { qupv3_se4_i2c_scl_active: qupv3_se4_i2c_scl_active {
mux { mux {
pins = "gpio9"; pins = "gpio9";
function = "qup0_se4_l1_mira"; function = "qup0_se4_l1";
}; };
config { config {
@@ -509,7 +509,7 @@
qupv3_se4_spi_miso_active: qupv3_se4_spi_miso_active { qupv3_se4_spi_miso_active: qupv3_se4_spi_miso_active {
mux { mux {
pins = "gpio8"; pins = "gpio8";
function = "qup0_se4_l0_mira"; function = "qup0_se4_l0";
}; };
config { config {
@@ -522,7 +522,7 @@
qupv3_se4_spi_mosi_active: qupv3_se4_spi_mosi_active { qupv3_se4_spi_mosi_active: qupv3_se4_spi_mosi_active {
mux { mux {
pins = "gpio9"; pins = "gpio9";
function = "qup0_se4_l1_mira"; function = "qup0_se4_l1";
}; };
config { config {