songchai ec805f5b8b ARM: dts: msm: Reserve 24kb to dcc on TZ for tuna ...

Reserve 24kb to dcc on TZ while HLOS have 8 KB.

Change-Id: Ic30e6c0c32d6994e495091b4bddfa07e55c36285
Signed-off-by: songchai <quic_songchai@quicinc.com>

2025-02-17 23:09:34 +05:30

bindings

Merge "ARM: dts: msm: Add support for dispcc_mx clock controller node"

2025-01-23 11:57:37 -08:00

qcom

ARM: dts: msm: Reserve 24kb to dcc on TZ for tuna

2025-02-17 23:09:34 +05:30

BUILD.bazel

ARM: dts: msm: Add initial device trees for Sun SoC

2023-04-03 11:54:34 -07:00

Makefile

ARM: dts: msm: Add initial device trees for Sun SoC

2023-04-03 11:54:34 -07:00

Description

No description provided

11 MiB

Languages

Makefile 81.1%

Starlark 18.9%