Prakash Yadachi e3f1806765 ARM: dts: qcom: Update proper clock name ...

Update uart clock name from se to se-clk for Ravelin.

Change-Id: Ib2b614ba3a0f2bf307e7fa7678a10ccfe97da1c1
Signed-off-by: Prakash Yadachi <quic_pyadachi@quicinc.com>

2024-07-11 10:39:24 +05:30

bindings

Merge "dt-bindings: bridge: lt9611uxc: Add bindings"

2024-07-09 13:25:45 -07:00

qcom

ARM: dts: qcom: Update proper clock name

2024-07-11 10:39:24 +05:30

BUILD.bazel

ARM: dts: msm: Add initial device trees for Sun SoC

2023-04-03 11:54:34 -07:00

Makefile

ARM: dts: msm: Add initial device trees for Sun SoC

2023-04-03 11:54:34 -07:00

Description

No description provided

11 MiB

Languages

Makefile 81.1%

Starlark 18.9%