ARM: dts: msm: correcting cci pinctrl information
cci1 pinctrl-2 and pinctrl-3 information was not correct, added the correct information. CRs-Fixed: 3809949 Change-Id: I38e06237d144ef324a0f8d4a756cb77630f8bf86 Signed-off-by: Soumen Ghosh <quic_soumeng@quicinc.com>
This commit is contained in:
committed by
Camera Software Integration
parent
2844cc45e4
commit
f29ccb1222
@@ -1186,8 +1186,8 @@
|
||||
"m1_active", "m1_suspend";
|
||||
pinctrl-0 = <&cci_i2c_scl2_active &cci_i2c_sda2_active>;
|
||||
pinctrl-1 = <&cci_i2c_scl2_suspend &cci_i2c_sda2_suspend>;
|
||||
pinctrl-2 = <&cci_i2c_scl3_active &cci_i2c_scl3_active>;
|
||||
pinctrl-3 = <&cci_i2c_scl3_suspend &cci_i2c_scl3_suspend>;
|
||||
pinctrl-2 = <&cci_i2c_scl3_active &cci_i2c_sda3_active>;
|
||||
pinctrl-3 = <&cci_i2c_scl3_suspend &cci_i2c_sda3_suspend>;
|
||||
status = "ok";
|
||||
|
||||
i2c_freq_100Khz_cci1: qcom,i2c_standard_mode {
|
||||
|
Reference in New Issue
Block a user