samsung_sm8750/android_kernel_samsung_sm8750-devicetrees
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

ARM: dts: msm: Add llcc perfmon node for kera SOC

Browse Source 
Add llcc perfmon entry, qdss clock node to
llcc perfmon driver and aoss_qmp headers.

Change-Id: I34d57d4ab8ccb161a48ff7a89110ef67107d37a2
Signed-off-by: Prem Sai Grandhi <quic_grandhir@quicinc.com>
This commit is contained in:
Prem Sai Grandhi
2025-01-16 17:53:28 +05:30
parent 9f7ab320ae
commit d310a15384
1 changed files with 8 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
qcom/kera.dtsi
View File

@@ -19,6 +19,8 @@
#include <dt-bindings/regulator/qcom,rpmh-regulator-levels.h> #include <dt-bindings/regulator/qcom,rpmh-regulator-levels.h>
#include <dt-bindings/spmi/spmi.h> #include <dt-bindings/spmi/spmi.h>
#include <dt-bindings/gpio/gpio.h> #include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/power/qcom-aoss-qmp.h>
#include <dt-bindings/clock/qcom,aop-qmp.h>
/ { / {
model = "Qualcomm Technologies, Inc. Kera"; model = "Qualcomm Technologies, Inc. Kera";
@@ -1286,6 +1288,12 @@
"llcc_broadcast_or_base", "llcc_broadcast_and_base"; "llcc_broadcast_or_base", "llcc_broadcast_and_base";
interrupts = <GIC_SPI 266 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 266 IRQ_TYPE_LEVEL_HIGH>;
cap-based-alloc-and-pwr-collapse; cap-based-alloc-and-pwr-collapse;
llcc_perfmon {
compatible = "qcom,llcc-perfmon";
clocks = <&aoss_qmp QDSS_CLK>;
clock-names = "qdss_clk";
};
}; };
gic-interrupt-router { gic-interrupt-router {