Merge "ARM: dts: msm: Correct the ibi interrupt number"

This commit is contained in:
qctecmdr
2024-04-12 00:45:24 -07:00
committed by Gerrit - the friendly Code Review server

View File

@@ -133,7 +133,7 @@
pinctrl-1 = <&qupv3_se0_i3c_sda_sleep>, <&qupv3_se0_i3c_scl_sleep>; pinctrl-1 = <&qupv3_se0_i3c_sda_sleep>, <&qupv3_se0_i3c_scl_sleep>;
pinctrl-2 = <&qupv3_se0_i3c_disable>; pinctrl-2 = <&qupv3_se0_i3c_disable>;
interrupts-extended = <&intc GIC_SPI 353 IRQ_TYPE_LEVEL_HIGH>, interrupts-extended = <&intc GIC_SPI 353 IRQ_TYPE_LEVEL_HIGH>,
<&pdc 31 IRQ_TYPE_LEVEL_HIGH>, <&pdc 61 IRQ_TYPE_LEVEL_HIGH>,
<&pdc 30 IRQ_TYPE_LEVEL_HIGH>; <&pdc 30 IRQ_TYPE_LEVEL_HIGH>;
#address-cells = <3>; #address-cells = <3>;
#size-cells = <0>; #size-cells = <0>;
@@ -208,7 +208,7 @@
pinctrl-1 = <&qupv3_se1_i3c_sda_sleep>, <&qupv3_se1_i3c_scl_sleep>; pinctrl-1 = <&qupv3_se1_i3c_sda_sleep>, <&qupv3_se1_i3c_scl_sleep>;
pinctrl-2 = <&qupv3_se1_i3c_disable>; pinctrl-2 = <&qupv3_se1_i3c_disable>;
interrupts-extended = <&intc GIC_SPI 354 IRQ_TYPE_LEVEL_HIGH>, interrupts-extended = <&intc GIC_SPI 354 IRQ_TYPE_LEVEL_HIGH>,
<&pdc 33 IRQ_TYPE_LEVEL_HIGH>, <&pdc 62 IRQ_TYPE_LEVEL_HIGH>,
<&pdc 32 IRQ_TYPE_LEVEL_HIGH>; <&pdc 32 IRQ_TYPE_LEVEL_HIGH>;
#address-cells = <3>; #address-cells = <3>;
#size-cells = <0>; #size-cells = <0>;
@@ -378,7 +378,7 @@
pinctrl-1 = <&qupv3_se4_i3c_sda_sleep>, <&qupv3_se4_i3c_scl_sleep>; pinctrl-1 = <&qupv3_se4_i3c_sda_sleep>, <&qupv3_se4_i3c_scl_sleep>;
pinctrl-2 = <&qupv3_se4_i3c_disable>; pinctrl-2 = <&qupv3_se4_i3c_disable>;
interrupts-extended = <&intc GIC_SPI 357 IRQ_TYPE_LEVEL_HIGH>, interrupts-extended = <&intc GIC_SPI 357 IRQ_TYPE_LEVEL_HIGH>,
<&pdc 35 IRQ_TYPE_LEVEL_HIGH>, <&pdc 63 IRQ_TYPE_LEVEL_HIGH>,
<&pdc 34 IRQ_TYPE_LEVEL_HIGH>; <&pdc 34 IRQ_TYPE_LEVEL_HIGH>;
#address-cells = <3>; #address-cells = <3>;
#size-cells = <0>; #size-cells = <0>;
@@ -615,7 +615,6 @@
pinctrl-2 = <&qupv3_se8_i3c_disable>; pinctrl-2 = <&qupv3_se8_i3c_disable>;
interrupts-extended = <&intc GIC_SPI 373 IRQ_TYPE_LEVEL_HIGH>, interrupts-extended = <&intc GIC_SPI 373 IRQ_TYPE_LEVEL_HIGH>,
<&pdc 64 IRQ_TYPE_LEVEL_HIGH>, <&pdc 64 IRQ_TYPE_LEVEL_HIGH>,
<&pdc 37 IRQ_TYPE_LEVEL_HIGH>,
<&pdc 36 IRQ_TYPE_LEVEL_HIGH>; <&pdc 36 IRQ_TYPE_LEVEL_HIGH>;
#address-cells = <3>; #address-cells = <3>;
#size-cells = <0>; #size-cells = <0>;
@@ -690,7 +689,7 @@
pinctrl-1 = <&qupv3_se9_i3c_sda_sleep>, <&qupv3_se9_i3c_scl_sleep>; pinctrl-1 = <&qupv3_se9_i3c_sda_sleep>, <&qupv3_se9_i3c_scl_sleep>;
pinctrl-2 = <&qupv3_se9_i3c_disable>; pinctrl-2 = <&qupv3_se9_i3c_disable>;
interrupts-extended = <&intc GIC_SPI 583 IRQ_TYPE_LEVEL_HIGH>, interrupts-extended = <&intc GIC_SPI 583 IRQ_TYPE_LEVEL_HIGH>,
<&pdc 48 IRQ_TYPE_LEVEL_HIGH>, <&pdc 65 IRQ_TYPE_LEVEL_HIGH>,
<&pdc 47 IRQ_TYPE_LEVEL_HIGH>; <&pdc 47 IRQ_TYPE_LEVEL_HIGH>;
#address-cells = <3>; #address-cells = <3>;
#size-cells = <0>; #size-cells = <0>;
@@ -1080,7 +1079,7 @@
pinctrl-1 = <&qupv3_se15_i3c_sda_sleep>, <&qupv3_se15_i3c_scl_sleep>; pinctrl-1 = <&qupv3_se15_i3c_sda_sleep>, <&qupv3_se15_i3c_scl_sleep>;
pinctrl-2 = <&qupv3_se15_i3c_disable>; pinctrl-2 = <&qupv3_se15_i3c_disable>;
interrupts-extended = <&intc GIC_SPI 462 IRQ_TYPE_LEVEL_HIGH>, interrupts-extended = <&intc GIC_SPI 462 IRQ_TYPE_LEVEL_HIGH>,
<&pdc 50 IRQ_TYPE_LEVEL_HIGH>, <&pdc 66 IRQ_TYPE_LEVEL_HIGH>,
<&pdc 49 IRQ_TYPE_LEVEL_HIGH>; <&pdc 49 IRQ_TYPE_LEVEL_HIGH>;
#address-cells = <3>; #address-cells = <3>;
#size-cells = <0>; #size-cells = <0>;