samsung_sm8750/android_kernel_samsung_sm8750-devicetrees
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

ARM: dts: msm: update clk div factor entry for TX and VA macros

Browse Source 
Update clk div factor entries for TX and VA macros to reflect
proper HW configuration.

Change-Id: Ic5456d7e30245a484b6a4888835c7e6f838eb92b
Signed-off-by: Ravulapati Vishnu Vardhan Rao <quic_visr@quicinc.com>
This commit is contained in:
Ravulapati Vishnu Vardhan Rao
2025-02-25 19:50:24 +05:30
parent aebcf7088a
commit 78c03916fe
1 changed files with 26 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

28
kera-audio-overlay.dtsi
View File

@@ -32,8 +32,20 @@
compatible = "qcom,lpass-cdc-va-macro"; compatible = "qcom,lpass-cdc-va-macro";
clock-names = "lpass_audio_hw_vote"; clock-names = "lpass_audio_hw_vote";
clocks = <&lpass_audio_hw_vote 0>; clocks = <&lpass_audio_hw_vote 0>;
qcom,va-dmic-sample-rate = <600000>;
qcom,va-clk-mux-select = <1>; qcom,va-clk-mux-select = <1>;
/*
* Clk divding factors for each DMIC pair.
* Valid entries for each DMIC pair:
* 2, 3, 4, 6, 8, 16
*
* These factors are translated to corresponding config values
* for the following registers,
* -- LPASS_VA_TOP_CSR_DMIC0_CTL,
* -- LPASS_VA_TOP_CSR_DMIC1_CTL,
* -- LPASS_VA_TOP_CSR_DMIC2_CTL,
* -- LPASS_VA_TOP_CSR_DMIC3_CTL,
*/
qcom,va-dmic-clk-div-factor = <16 16 16 16>;
qcom,default-clk-id = <TX_CORE_CLK>; qcom,default-clk-id = <TX_CORE_CLK>;
qcom,use-clk-id = <VA_CORE_CLK>; qcom,use-clk-id = <VA_CORE_CLK>;
qcom,is-used-swr-gpio = <1>; qcom,is-used-swr-gpio = <1>;
@@ -82,7 +94,19 @@
tx_macro: tx-macro@6AE0000 { tx_macro: tx-macro@6AE0000 {
compatible = "qcom,lpass-cdc-tx-macro"; compatible = "qcom,lpass-cdc-tx-macro";
qcom,default-clk-id = <TX_CORE_CLK>; qcom,default-clk-id = <TX_CORE_CLK>;
qcom,tx-dmic-sample-rate = <2400000>; /*
* Clk divding factors for each DMIC pair.
* Valid entries for each DMIC pair:
* 2, 3, 4, 6, 8, 16
*
* These factors are translated to corresponding config values
* for the following registers,
* -- LPASS_VA_TOP_CSR_DMIC0_CTL,
* -- LPASS_VA_TOP_CSR_DMIC1_CTL,
* -- LPASS_VA_TOP_CSR_DMIC2_CTL,
* -- LPASS_VA_TOP_CSR_DMIC3_CTL,
*/
qcom,tx-dmic-clk-div-factor = <4 4 4 4>;
qcom,is-used-swr-gpio = <0>; qcom,is-used-swr-gpio = <0>;
}; };