ARM: dts: qcom: Update proper clock name
Update uart clock name from se to se-clk for Ravelin. Signed-off-by: Prakash Yadachi <quic_pyadachi@quicinc.com> Signed-off-by: Bruce Levy <quic_blevy@quicinc.com> Change-Id: I320f94e166f54e41b633473ee3c85bb65fcffa6f
This commit is contained in:
committed by
Bruce Levy
parent
e8ed46620f
commit
5adc01c6d2
@@ -77,7 +77,7 @@
|
|||||||
reg-names = "se_phys";
|
reg-names = "se_phys";
|
||||||
interrupts-extended = <&intc GIC_SPI 603 IRQ_TYPE_LEVEL_HIGH>,
|
interrupts-extended = <&intc GIC_SPI 603 IRQ_TYPE_LEVEL_HIGH>,
|
||||||
<&tlmm 17 IRQ_TYPE_LEVEL_HIGH>;
|
<&tlmm 17 IRQ_TYPE_LEVEL_HIGH>;
|
||||||
clock-names = "se";
|
clock-names = "se-clk";
|
||||||
clocks = <&gcc GCC_QUPV3_WRAP0_S2_CLK>;
|
clocks = <&gcc GCC_QUPV3_WRAP0_S2_CLK>;
|
||||||
interconnect-names = "qup-core", "qup-config", "qup-memory";
|
interconnect-names = "qup-core", "qup-config", "qup-memory";
|
||||||
interconnects =
|
interconnects =
|
||||||
|
Reference in New Issue
Block a user