|
|
|
@@ -170,18 +170,29 @@
|
|
|
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
|
|
|
qcom,dsi-select-sec-clocks = "pll_byte_clk1", "pll_dsi_clk1";
|
|
|
|
|
|
|
|
|
|
qcom,dsi-supported-dfps-list = <144 120 90 60>;
|
|
|
|
|
qcom,mdss-dsi-pan-enable-dynamic-fps;
|
|
|
|
|
qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
|
|
|
|
|
|
|
|
|
|
qcom,dsi-dyn-clk-enable;
|
|
|
|
|
qcom,dsi-dyn-clk-type = "constant-fps-adjust-hfp";
|
|
|
|
|
|
|
|
|
|
qcom,esd-check-enabled;
|
|
|
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
|
|
|
qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
|
|
|
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
|
|
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
|
|
|
|
qcom,mdss-dsi-panel-status-read-length = <1>;
|
|
|
|
|
|
|
|
|
|
qcom,mdss-dsi-panel-hdr-enabled;
|
|
|
|
|
|
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
|
timing@0 {
|
|
|
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07
|
|
|
|
|
07 08 02 04 00 19 0c];
|
|
|
|
|
qcom,display-topology = <2 2 1>;
|
|
|
|
|
qcom,default-topology-index = <0>;
|
|
|
|
|
qcom,dsi-dyn-clk-list = <847480320 844537680 841595040>;
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
@@ -227,12 +238,19 @@
|
|
|
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
|
|
|
qcom,dsi-select-sec-clocks = "pll_byte_clk1", "pll_dsi_clk1";
|
|
|
|
|
|
|
|
|
|
qcom,dsi-supported-dfps-list = <120 90 60>;
|
|
|
|
|
qcom,mdss-dsi-pan-enable-dynamic-fps;
|
|
|
|
|
qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
|
|
|
|
|
|
|
|
|
|
qcom,esd-check-enabled;
|
|
|
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
|
|
|
qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
|
|
|
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
|
|
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
|
|
|
|
qcom,mdss-dsi-panel-status-read-length = <1>;
|
|
|
|
|
|
|
|
|
|
qcom,mdss-dsi-panel-hdr-enabled;
|
|
|
|
|
|
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
|
timing@0 {
|
|
|
|
|
qcom,mdss-dsi-panel-phy-timings = [00 19 06 06 15 20 07
|
|
|
|
@@ -327,12 +345,15 @@
|
|
|
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
|
|
|
qcom,dsi-select-sec-clocks = "pll_byte_clk1", "pll_dsi_clk1";
|
|
|
|
|
|
|
|
|
|
qcom,esd-check-enabled;
|
|
|
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
|
|
|
qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
|
|
|
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
|
|
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
|
|
|
|
qcom,mdss-dsi-panel-status-read-length = <1>;
|
|
|
|
|
|
|
|
|
|
qcom,mdss-dsi-panel-hdr-enabled;
|
|
|
|
|
|
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
|
timing@0 {
|
|
|
|
|
qcom,mdss-dsi-panel-phy-timings = [00 0f 03 03 11 1d 04
|
|
|
|
@@ -369,12 +390,15 @@
|
|
|
|
|
&dsi_vtdr6130_amoled_qsync_144hz_video {
|
|
|
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
|
|
|
|
|
|
|
|
qcom,esd-check-enabled;
|
|
|
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
|
|
|
qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
|
|
|
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
|
|
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
|
|
|
|
qcom,mdss-dsi-panel-status-read-length = <1>;
|
|
|
|
|
|
|
|
|
|
qcom,mdss-dsi-panel-hdr-enabled;
|
|
|
|
|
|
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
|
timing@0 {
|
|
|
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07
|
|
|
|
|