ARM: dts: msm: Add NAND controller support for sdxkova
Add NAND controller support for sdxkova and its platforms. Change-Id: I14f55288c2deaca96011276f1c876b7099062eef Signed-off-by: Madhusudhan Sana <quic_msana@quicinc.com>
This commit is contained in:
@@ -5,3 +5,7 @@
|
||||
|
||||
&soc {
|
||||
};
|
||||
|
||||
&qnand_1 {
|
||||
status = "ok";
|
||||
};
|
||||
|
@@ -30,6 +30,10 @@
|
||||
operating-points-v2 = <&sdhc2_opp_table>;
|
||||
};
|
||||
|
||||
&qnand_1 {
|
||||
status = "ok";
|
||||
};
|
||||
|
||||
&pmk8550_vadc {
|
||||
/* PM8550BA Channel nodes */
|
||||
pm7550ba_offset_ref {
|
||||
|
@@ -1707,6 +1707,37 @@
|
||||
qcom,smem-states = <&modem_smp2p_out 0>;
|
||||
qcom,smem-state-names = "stop";
|
||||
};
|
||||
|
||||
qnand_1: nand@1c98000 {
|
||||
compatible = "qcom,msm-nand";
|
||||
reg = <0x0 0x01c98000 0x0 0x1000>,
|
||||
<0x0 0x01c9C000 0x0 0x1c000>;
|
||||
reg-names = "nand_phys",
|
||||
"bam_phys";
|
||||
qcom,reg-adjustment-offset = <0x4000>;
|
||||
|
||||
interrupts = <GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "bam_irq";
|
||||
|
||||
clock-names = "core_clk";
|
||||
clocks = <&rpmhcc RPMH_QPIC_CLK>;
|
||||
|
||||
interconnects = <&system_noc MASTER_QPIC &mc_virt SLAVE_EBI1>;
|
||||
interconnect-names = "nand-ddr";
|
||||
qcom,msm-bus,name = "qpic_nand";
|
||||
qcom,msm-bus,num-cases = <2>;
|
||||
qcom,msm-bus,num-paths = <1>;
|
||||
qcom,msm-bus,vectors-KBps =
|
||||
<0 0>,
|
||||
/* Voting for max b/w on PNOC bus for now */
|
||||
<1057800 725760>;
|
||||
|
||||
iommus = <&apps_smmu 0x100 0x3>;
|
||||
qcom,iommu-dma = "atomic";
|
||||
dma-coherent;
|
||||
|
||||
status = "disabled";
|
||||
};
|
||||
};
|
||||
|
||||
&gcc {
|
||||
|
Reference in New Issue
Block a user