samsung_sm8750/android_kernel_samsung_sm8750-devicetrees
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Merge "ARM: dts: msm: Add Qupv3 Q2SPI instance for pineapple"

Browse Source
This commit is contained in:
qctecmdr
2023-11-09 07:43:35 -08:00
committed by Gerrit - the friendly Code Review server
parent 9e2a98f045 250af492a7
commit 1d2a94f271
2 changed files with 108 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

82
qcom/pineapple-pinctrl.dtsi
View File

@@ -2168,6 +2168,88 @@
}; };
}; };
qupv3_se13_q2spi_pins: qupv3_se13_q2spi_pins {
qupv3_se13_q2spi_miso_active: qupv3_se13_q2spi_miso_active {
mux {
pins = "gpio20";
function = "qup2_se5_l0";
};
config {
pins = "gpio20";
drive-strength = <6>;
bias-disable;
};
};
qupv3_se13_q2spi_mosi_active: qupv3_se13_q2spi_mosi_active {
mux {
pins = "gpio21";
function = "qup2_se5_l1";
};
config {
pins = "gpio21";
drive-strength = <6>;
bias-pull-down;
};
};
qupv3_se13_q2spi_clk_active: qupv3_se13_q2spi_clk_active {
mux {
pins = "gpio22";
function = "qup2_se5_l2";
};
config {
pins = "gpio22";
drive-strength = <6>;
bias-pull-down;
};
};
qupv3_se13_q2spi_doorbell_active: qupv3_se13_q2spi_cs_active {
mux {
pins = "gpio23";
function = "qup2_se5_l6";
};
config {
pins = "gpio23";
drive-strength = <6>;
bias-pull-down;
};
};
qupv3_se13_q2spi_sleep: qupv3_se13_q2spi_sleep {
mux {
pins = "gpio21", "gpio22",
"gpio23";
function = "gpio";
};
config {
pins = "gpio21", "gpio22",
"gpio23";
drive-strength = <2>;
bias-pull-down;
};
};
qupv3_se13_q2spi_miso_sleep: qupv3_se13_q2spi_miso_sleep {
mux {
pins = "gpio20";
function = "gpio";
};
config {
pins = "gpio20";
drive-strength = <2>;
bias-disable;
};
};
};
qupv3_hub_i2c0_pins: qupv3_hub_i2c0_pins { qupv3_hub_i2c0_pins: qupv3_hub_i2c0_pins {
qupv3_hub_i2c0_sda_active: qupv3_hub_i2c0_sda_active { qupv3_hub_i2c0_sda_active: qupv3_hub_i2c0_sda_active {
mux { mux {

26
qcom/pineapple-qupv3.dtsi
View File

@@ -910,6 +910,32 @@
status = "disabled"; status = "disabled";
}; };
/* UWB Q2SPI SE Instance */
qupv3_se13_q2spi: q2spi@894000 {
compatible = "qcom,q2spi-msm-geni";
reg = <0x894000 0x4000>;
#address-cells = <1>;
#size-cells = <0>;
reg-names = "se_phys";
interrupts = <GIC_SPI 587 IRQ_TYPE_LEVEL_HIGH>;
clock-names = "se-clk";
clocks = <&gcc GCC_QUPV3_WRAP2_S5_CLK>;
interconnect-names = "qup-core", "qup-config", "qup-memory";
interconnects =
<&clk_virt MASTER_QUP_CORE_2 &clk_virt SLAVE_QUP_CORE_2>,
<&gem_noc MASTER_APPSS_PROC &config_noc SLAVE_QUP_2>,
<&aggre2_noc MASTER_QUP_2 &mc_virt SLAVE_EBI1>;
pinctrl-names = "default", "sleep";
pinctrl-0 = <&qupv3_se13_q2spi_mosi_active>, <&qupv3_se13_q2spi_miso_active>,
<&qupv3_se13_q2spi_clk_active>, <&qupv3_se13_q2spi_doorbell_active>;
pinctrl-1 = <&qupv3_se13_q2spi_sleep>, <&qupv3_se13_q2spi_miso_sleep>;
dmas = <&gpi_dma2 0 5 14 64 0>,
<&gpi_dma2 1 5 14 64 0>;
dma-names = "tx", "rx";
q2spi-max-frequency = <10000000>;
status = "ok";
};
/* HS UART Instance */ /* HS UART Instance */
qupv3_se14_4uart: qcom,qup_uart@898000 { qupv3_se14_4uart: qcom,qup_uart@898000 {
compatible = "qcom,msm-geni-serial-hs"; compatible = "qcom,msm-geni-serial-hs";