ARM: dts: qcom: Add cooling-cells for cpu in monaco
Add cooling-cells for the CPU sensors in monaco. Change-Id: I6ef6acac51952effd6de820b6384401feeb610b4 Signed-off-by: Nitesh Kumar <quic_nitekuma@quicinc.com>
This commit is contained in:
@@ -84,6 +84,7 @@
|
||||
qcom,freq-domain = <&cpufreq_hw 0>;
|
||||
next-level-cache = <&L2_0>;
|
||||
qcom,lmh-dcvs = <&lmh_dcvs0>;
|
||||
#cooling-cells = <2>;
|
||||
|
||||
L1_I_1: l1-icache {
|
||||
compatible = "cache";
|
||||
@@ -109,6 +110,7 @@
|
||||
qcom,freq-domain = <&cpufreq_hw 0>;
|
||||
next-level-cache = <&L2_0>;
|
||||
qcom,lmh-dcvs = <&lmh_dcvs0>;
|
||||
#cooling-cells = <2>;
|
||||
|
||||
L1_I_2: l1-icache {
|
||||
compatible = "cache";
|
||||
@@ -134,6 +136,7 @@
|
||||
qcom,freq-domain = <&cpufreq_hw 0>;
|
||||
next-level-cache = <&L2_0>;
|
||||
qcom,lmh-dcvs = <&lmh_dcvs0>;
|
||||
#cooling-cells = <2>;
|
||||
|
||||
L1_I_3: l1-icache {
|
||||
compatible = "cache";
|
||||
|
Reference in New Issue
Block a user