881 lines
44 KiB
C
881 lines
44 KiB
C
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
|
|
/*
|
|
* Copyright (c) 2023 Qualcomm Innovation Center, Inc. All rights reserved.
|
|
*/
|
|
#ifndef _DT_BINDINGS_PHY_QCOM_3NM_QMP_COMBO_USB_H
|
|
#define _DT_BINDINGS_PHY_QCOM_3NM_QMP_COMBO_USB_H
|
|
|
|
/* USB3-DP Combo PHY register offsets */
|
|
/* Module: USB3_DP_PHY_USB3_DP_COM_USB3_DP_COM_USB3_DP_COM */
|
|
#define USB3_DP_COM_PHY_MODE_CTRL 0x0000
|
|
#define USB3_DP_COM_SW_RESET 0x0004
|
|
#define USB3_DP_COM_POWER_DOWN_CTRL 0x0008
|
|
#define USB3_DP_COM_SWI_CTRL 0x000C
|
|
#define USB3_DP_COM_TYPEC_CTRL 0x0010
|
|
#define USB3_DP_COM_TYPEC_PWRDN_CTRL 0x0014
|
|
#define USB3_DP_COM_DP_BIST_CFG_0 0x0018
|
|
#define USB3_DP_COM_RESET_OVRD_CTRL 0x001C
|
|
#define USB3_DP_COM_DBG_CLK_MUX_CTRL 0x0020
|
|
#define USB3_DP_COM_TYPEC_STATUS 0x0024
|
|
#define USB3_DP_COM_PLACEHOLDER_STATUS 0x0028
|
|
#define USB3_DP_COM_REVISION_ID0 0x002C
|
|
#define USB3_DP_COM_REVISION_ID1 0x0030
|
|
#define USB3_DP_COM_REVISION_ID2 0x0034
|
|
#define USB3_DP_COM_REVISION_ID3 0x0038
|
|
|
|
/* Module: USB3_DP_PHY_USB3_DP_DBGINT_USB3_DP_DBGINT_USB3_PCS_DEBUG_INT */
|
|
#define USB3_DP_DBGINT_INTGEN_STATUS1 0x0200
|
|
#define USB3_DP_DBGINT_INTGEN_STATUS2 0x0204
|
|
#define USB3_DP_DBGINT_CONFIG1 0x0208
|
|
#define USB3_DP_DBGINT_SIGNALBLK1_CONFIG1 0x020C
|
|
#define USB3_DP_DBGINT_SIGNALBLK1_CONFIG2 0x0210
|
|
#define USB3_DP_DBGINT_SIGNALBLK1_CONFIG3 0x0214
|
|
#define USB3_DP_DBGINT_SIGNALBLK1_CONFIG4 0x0218
|
|
#define USB3_DP_DBGINT_SIGNALBLK1_CONFIG5 0x021C
|
|
#define USB3_DP_DBGINT_SIGNALBLK2_CONFIG1 0x0220
|
|
#define USB3_DP_DBGINT_SIGNALBLK2_CONFIG2 0x0224
|
|
#define USB3_DP_DBGINT_SIGNALBLK2_CONFIG3 0x0228
|
|
#define USB3_DP_DBGINT_SIGNALBLK2_CONFIG4 0x022C
|
|
#define USB3_DP_DBGINT_SIGNALBLK2_CONFIG5 0x0230
|
|
#define USB3_DP_DBGINT_STRINGBLK1_CONFIG1 0x0234
|
|
#define USB3_DP_DBGINT_STRINGBLK1_CONFIG2 0x0238
|
|
#define USB3_DP_DBGINT_STRINGBLK1_CONFIG3 0x023C
|
|
#define USB3_DP_DBGINT_STRINGBLK1_CONFIG4 0x0240
|
|
#define USB3_DP_DBGINT_STRINGBLK1_CONFIG5 0x0244
|
|
#define USB3_DP_DBGINT_STRINGBLK2_CONFIG1 0x0248
|
|
#define USB3_DP_DBGINT_STRINGBLK2_CONFIG2 0x024C
|
|
#define USB3_DP_DBGINT_STRINGBLK2_CONFIG3 0x0250
|
|
#define USB3_DP_DBGINT_STRINGBLK2_CONFIG4 0x0254
|
|
#define USB3_DP_DBGINT_STRINGBLK2_CONFIG5 0x0258
|
|
|
|
/* Module: USB3_DP_PHY_USB3_QSERDES_COM_USB3_QSERDES_COM_USB3_DP_QMP_PLL */
|
|
#define USB3_DP_QSERDES_COM_SSC_STEP_SIZE1_MODE1 0x1000
|
|
#define USB3_DP_QSERDES_COM_SSC_STEP_SIZE2_MODE1 0x1004
|
|
#define USB3_DP_QSERDES_COM_SSC_STEP_SIZE3_MODE1 0x1008
|
|
#define USB3_DP_QSERDES_COM_CLK_EP_DIV_MODE1 0x100C
|
|
#define USB3_DP_QSERDES_COM_CP_CTRL_MODE1 0x1010
|
|
#define USB3_DP_QSERDES_COM_PLL_RCTRL_MODE1 0x1014
|
|
#define USB3_DP_QSERDES_COM_PLL_CCTRL_MODE1 0x1018
|
|
#define USB3_DP_QSERDES_COM_CORECLK_DIV_MODE1 0x101C
|
|
#define USB3_DP_QSERDES_COM_LOCK_CMP1_MODE1 0x1020
|
|
#define USB3_DP_QSERDES_COM_LOCK_CMP2_MODE1 0x1024
|
|
#define USB3_DP_QSERDES_COM_DEC_START_MODE1 0x1028
|
|
#define USB3_DP_QSERDES_COM_DEC_START_MSB_MODE1 0x102C
|
|
#define USB3_DP_QSERDES_COM_DIV_FRAC_START1_MODE1 0x1030
|
|
#define USB3_DP_QSERDES_COM_DIV_FRAC_START2_MODE1 0x1034
|
|
#define USB3_DP_QSERDES_COM_DIV_FRAC_START3_MODE1 0x1038
|
|
#define USB3_DP_QSERDES_COM_HSCLK_SEL_1 0x103C
|
|
#define USB3_DP_QSERDES_COM_INTEGLOOP_GAIN0_MODE1 0x1040
|
|
#define USB3_DP_QSERDES_COM_INTEGLOOP_GAIN1_MODE1 0x1044
|
|
#define USB3_DP_QSERDES_COM_VCO_TUNE1_MODE1 0x1048
|
|
#define USB3_DP_QSERDES_COM_VCO_TUNE2_MODE1 0x104C
|
|
#define USB3_DP_QSERDES_COM_BIN_VCOCAL_CMP_CODE1_MODE1 0x1050
|
|
#define USB3_DP_QSERDES_COM_BIN_VCOCAL_CMP_CODE2_MODE1 0x1054
|
|
#define USB3_DP_QSERDES_COM_BIN_VCOCAL_CMP_CODE1_MODE0 0x1058
|
|
#define USB3_DP_QSERDES_COM_BIN_VCOCAL_CMP_CODE2_MODE0 0x105C
|
|
#define USB3_DP_QSERDES_COM_SSC_STEP_SIZE1_MODE0 0x1060
|
|
#define USB3_DP_QSERDES_COM_SSC_STEP_SIZE2_MODE0 0x1064
|
|
#define USB3_DP_QSERDES_COM_SSC_STEP_SIZE3_MODE0 0x1068
|
|
#define USB3_DP_QSERDES_COM_CLK_EP_DIV_MODE0 0x106C
|
|
#define USB3_DP_QSERDES_COM_CP_CTRL_MODE0 0x1070
|
|
#define USB3_DP_QSERDES_COM_PLL_RCTRL_MODE0 0x1074
|
|
#define USB3_DP_QSERDES_COM_PLL_CCTRL_MODE0 0x1078
|
|
#define USB3_DP_QSERDES_COM_CORECLK_DIV_MODE0 0x107C
|
|
#define USB3_DP_QSERDES_COM_LOCK_CMP1_MODE0 0x1080
|
|
#define USB3_DP_QSERDES_COM_LOCK_CMP2_MODE0 0x1084
|
|
#define USB3_DP_QSERDES_COM_DEC_START_MODE0 0x1088
|
|
#define USB3_DP_QSERDES_COM_DEC_START_MSB_MODE0 0x108C
|
|
#define USB3_DP_QSERDES_COM_DIV_FRAC_START1_MODE0 0x1090
|
|
#define USB3_DP_QSERDES_COM_DIV_FRAC_START2_MODE0 0x1094
|
|
#define USB3_DP_QSERDES_COM_DIV_FRAC_START3_MODE0 0x1098
|
|
#define USB3_DP_QSERDES_COM_HSCLK_HS_SWITCH_SEL_1 0x109C
|
|
#define USB3_DP_QSERDES_COM_INTEGLOOP_GAIN0_MODE0 0x10A0
|
|
#define USB3_DP_QSERDES_COM_INTEGLOOP_GAIN1_MODE0 0x10A4
|
|
#define USB3_DP_QSERDES_COM_VCO_TUNE1_MODE0 0x10A8
|
|
#define USB3_DP_QSERDES_COM_VCO_TUNE2_MODE0 0x10AC
|
|
#define USB3_DP_QSERDES_COM_ATB_SEL1 0x10B0
|
|
#define USB3_DP_QSERDES_COM_ATB_SEL2 0x10B4
|
|
#define USB3_DP_QSERDES_COM_FREQ_UPDATE 0x10B8
|
|
#define USB3_DP_QSERDES_COM_BG_TIMER 0x10BC
|
|
#define USB3_DP_QSERDES_COM_SSC_EN_CENTER 0x10C0
|
|
#define USB3_DP_QSERDES_COM_SSC_ADJ_PER1 0x10C4
|
|
#define USB3_DP_QSERDES_COM_SSC_ADJ_PER2 0x10C8
|
|
#define USB3_DP_QSERDES_COM_SSC_PER1 0x10CC
|
|
#define USB3_DP_QSERDES_COM_SSC_PER2 0x10D0
|
|
#define USB3_DP_QSERDES_COM_POST_DIV 0x10D4
|
|
#define USB3_DP_QSERDES_COM_POST_DIV_MUX 0x10D8
|
|
#define USB3_DP_QSERDES_COM_BIAS_EN_CLKBUFLR_EN 0x10DC
|
|
#define USB3_DP_QSERDES_COM_CLK_ENABLE1 0x10E0
|
|
#define USB3_DP_QSERDES_COM_SYS_CLK_CTRL 0x10E4
|
|
#define USB3_DP_QSERDES_COM_SYSCLK_BUF_ENABLE 0x10E8
|
|
#define USB3_DP_QSERDES_COM_PLL_EN 0x10EC
|
|
#define USB3_DP_QSERDES_COM_DEBUG_BUS_OVRD 0x10F0
|
|
#define USB3_DP_QSERDES_COM_PLL_IVCO 0x10F4
|
|
#define USB3_DP_QSERDES_COM_PLL_IVCO_MODE1 0x10F8
|
|
#define USB3_DP_QSERDES_COM_CMN_IETRIM 0x10FC
|
|
#define USB3_DP_QSERDES_COM_CMN_IPTRIM 0x1100
|
|
#define USB3_DP_QSERDES_COM_EP_CLOCK_DETECT_CTRL 0x1104
|
|
#define USB3_DP_QSERDES_COM_PLL_CNTRL 0x1108
|
|
#define USB3_DP_QSERDES_COM_BIAS_EN_CTRL_BY_PSM 0x110C
|
|
#define USB3_DP_QSERDES_COM_SYSCLK_EN_SEL 0x1110
|
|
#define USB3_DP_QSERDES_COM_CML_SYSCLK_SEL 0x1114
|
|
#define USB3_DP_QSERDES_COM_RESETSM_CNTRL 0x1118
|
|
#define USB3_DP_QSERDES_COM_RESETSM_CNTRL2 0x111C
|
|
#define USB3_DP_QSERDES_COM_LOCK_CMP_EN 0x1120
|
|
#define USB3_DP_QSERDES_COM_LOCK_CMP_CFG 0x1124
|
|
#define USB3_DP_QSERDES_COM_INTEGLOOP_INITVAL 0x1128
|
|
#define USB3_DP_QSERDES_COM_INTEGLOOP_EN 0x112C
|
|
#define USB3_DP_QSERDES_COM_INTEGLOOP_P_PATH_GAIN0 0x1130
|
|
#define USB3_DP_QSERDES_COM_INTEGLOOP_P_PATH_GAIN1 0x1134
|
|
#define USB3_DP_QSERDES_COM_VCOCAL_DEADMAN_CTRL 0x1138
|
|
#define USB3_DP_QSERDES_COM_VCO_TUNE_CTRL 0x113C
|
|
#define USB3_DP_QSERDES_COM_VCO_TUNE_MAP 0x1140
|
|
#define USB3_DP_QSERDES_COM_VCO_TUNE_INITVAL1 0x1144
|
|
#define USB3_DP_QSERDES_COM_VCO_TUNE_INITVAL2 0x1148
|
|
#define USB3_DP_QSERDES_COM_VCO_TUNE_MINVAL1 0x114C
|
|
#define USB3_DP_QSERDES_COM_VCO_TUNE_MINVAL2 0x1150
|
|
#define USB3_DP_QSERDES_COM_VCO_TUNE_MAXVAL1 0x1154
|
|
#define USB3_DP_QSERDES_COM_VCO_TUNE_MAXVAL2 0x1158
|
|
#define USB3_DP_QSERDES_COM_VCO_TUNE_TIMER1 0x115C
|
|
#define USB3_DP_QSERDES_COM_VCO_TUNE_TIMER2 0x1160
|
|
#define USB3_DP_QSERDES_COM_CLK_SELECT 0x1164
|
|
#define USB3_DP_QSERDES_COM_PLL_ANALOG 0x1168
|
|
#define USB3_DP_QSERDES_COM_SW_RESET 0x116C
|
|
#define USB3_DP_QSERDES_COM_CORE_CLK_EN 0x1170
|
|
#define USB3_DP_QSERDES_COM_CMN_CONFIG_1 0x1174
|
|
#define USB3_DP_QSERDES_COM_CMN_RATE_OVERRIDE 0x1178
|
|
#define USB3_DP_QSERDES_COM_SVS_MODE_CLK_SEL 0x117C
|
|
#define USB3_DP_QSERDES_COM_DEBUG_BUS_SEL 0x1180
|
|
#define USB3_DP_QSERDES_COM_CMN_MISC1 0x1184
|
|
#define USB3_DP_QSERDES_COM_CMN_MODE 0x1188
|
|
#define USB3_DP_QSERDES_COM_CMN_MODE_CONTD 0x118C
|
|
#define USB3_DP_QSERDES_COM_CMN_MODE_CONTD1 0x1190
|
|
#define USB3_DP_QSERDES_COM_CMN_MODE_CONTD2 0x1194
|
|
#define USB3_DP_QSERDES_COM_VCO_DC_LEVEL_CTRL 0x1198
|
|
#define USB3_DP_QSERDES_COM_BIN_VCOCAL_HSCLK_SEL_1 0x119C
|
|
#define USB3_DP_QSERDES_COM_ADDITIONAL_CTRL_1 0x11A0
|
|
#define USB3_DP_QSERDES_COM_AUTO_GAIN_ADJ_CTRL_1 0x11A4
|
|
#define USB3_DP_QSERDES_COM_AUTO_GAIN_ADJ_CTRL_2 0x11A8
|
|
#define USB3_DP_QSERDES_COM_AUTO_GAIN_ADJ_CTRL_3 0x11AC
|
|
#define USB3_DP_QSERDES_COM_AUTO_GAIN_ADJ_CTRL_4 0x11B0
|
|
#define USB3_DP_QSERDES_COM_ADDITIONAL_MISC 0x11B4
|
|
#define USB3_DP_QSERDES_COM_ADDITIONAL_MISC_2 0x11B8
|
|
#define USB3_DP_QSERDES_COM_ADDITIONAL_MISC_3 0x11BC
|
|
#define USB3_DP_QSERDES_COM_ADDITIONAL_MISC_4 0x11C0
|
|
#define USB3_DP_QSERDES_COM_ADDITIONAL_MISC_5 0x11C4
|
|
#define USB3_DP_QSERDES_COM_SSC_STEP_SIZE1_MODE2 0x11C8
|
|
#define USB3_DP_QSERDES_COM_SSC_STEP_SIZE2_MODE2 0x11CC
|
|
#define USB3_DP_QSERDES_COM_SSC_STEP_SIZE3_MODE2 0x11D0
|
|
#define USB3_DP_QSERDES_COM_CLK_EP_DIV_MODE2 0x11D4
|
|
#define USB3_DP_QSERDES_COM_CP_CTRL_MODE2 0x11D8
|
|
#define USB3_DP_QSERDES_COM_PLL_RCTRL_MODE2 0x11DC
|
|
#define USB3_DP_QSERDES_COM_PLL_CCTRL_MODE2 0x11E0
|
|
#define USB3_DP_QSERDES_COM_CORECLK_DIV_MODE2 0x11E4
|
|
#define USB3_DP_QSERDES_COM_LOCK_CMP1_MODE2 0x11E8
|
|
#define USB3_DP_QSERDES_COM_LOCK_CMP2_MODE2 0x11EC
|
|
#define USB3_DP_QSERDES_COM_DEC_START_MODE2 0x11F0
|
|
#define USB3_DP_QSERDES_COM_DEC_START_MSB_MODE2 0x11F4
|
|
#define USB3_DP_QSERDES_COM_DIV_FRAC_START1_MODE2 0x11F8
|
|
#define USB3_DP_QSERDES_COM_DIV_FRAC_START2_MODE2 0x11FC
|
|
|
|
#define USB3_DP_QSERDES_COM_DIV_FRAC_START3_MODE2 0x1200
|
|
#define USB3_DP_QSERDES_COM_INTEGLOOP_GAIN0_MODE2 0x1204
|
|
#define USB3_DP_QSERDES_COM_INTEGLOOP_GAIN1_MODE2 0x1208
|
|
#define USB3_DP_QSERDES_COM_VCO_TUNE1_MODE2 0x120C
|
|
#define USB3_DP_QSERDES_COM_VCO_TUNE2_MODE2 0x1210
|
|
#define USB3_DP_QSERDES_COM_PLL_IVCO_MODE2 0x1214
|
|
#define USB3_DP_QSERDES_COM_HSCLK_SEL_2 0x1218
|
|
#define USB3_DP_QSERDES_COM_BIN_VCOCAL_CMP_CODE1_MODE2 0x121C
|
|
#define USB3_DP_QSERDES_COM_BIN_VCOCAL_CMP_CODE2_MODE2 0x1220
|
|
#define USB3_DP_QSERDES_COM_HSCLK_HS_SWITCH_SEL_2 0x1224
|
|
#define USB3_DP_QSERDES_COM_CMN_CONFIG_2 0x1228
|
|
#define USB3_DP_QSERDES_COM_BIN_VCOCAL_HSCLK_SEL_2 0x122C
|
|
#define USB3_DP_QSERDES_COM_IVCOCAL_CONFIG_0 0x1230
|
|
#define USB3_DP_QSERDES_COM_IVCOCAL_CONFIG_1 0x1234
|
|
#define USB3_DP_QSERDES_COM_IVCOCAL_CONFIG_2 0x1238
|
|
#define USB3_DP_QSERDES_COM_IVCOCAL_CONFIG_3 0x123C
|
|
#define USB3_DP_QSERDES_COM_IVCOCAL_CONFIG_4 0x1240
|
|
#define USB3_DP_QSERDES_COM_IVCOCAL_CONFIG_5 0x1244
|
|
#define USB3_DP_QSERDES_COM_LOCK_CMP1_EARLY_MODE0 0x1248
|
|
#define USB3_DP_QSERDES_COM_LOCK_CMP2_EARLY_MODE0 0x124C
|
|
#define USB3_DP_QSERDES_COM_LOCK_CMP1_EARLY_MODE1 0x1250
|
|
#define USB3_DP_QSERDES_COM_LOCK_CMP2_EARLY_MODE1 0x1254
|
|
#define USB3_DP_QSERDES_COM_LOCK_CMP1_EARLY_MODE2 0x1258
|
|
#define USB3_DP_QSERDES_COM_LOCK_CMP2_EARLY_MODE2 0x125C
|
|
#define USB3_DP_QSERDES_COM_EARLY_LOCK_CONFIG_0 0x1260
|
|
#define USB3_DP_QSERDES_COM_EARLY_LOCK_CONFIG_1 0x1264
|
|
#define USB3_DP_QSERDES_COM_ADAPTIVE_ANALOG_CONFIG 0x1268
|
|
#define USB3_DP_QSERDES_COM_CP_CTRL_ADAPTIVE_MODE0 0x126C
|
|
#define USB3_DP_QSERDES_COM_PLL_RCCTRL_ADAPTIVE_MODE0 0x1270
|
|
#define USB3_DP_QSERDES_COM_PLL_CCTRL_ADAPTIVE_MODE0 0x1274
|
|
#define USB3_DP_QSERDES_COM_CP_CTRL_ADAPTIVE_MODE1 0x1278
|
|
#define USB3_DP_QSERDES_COM_PLL_RCCTRL_ADAPTIVE_MODE1 0x127C
|
|
#define USB3_DP_QSERDES_COM_PLL_CCTRL_ADAPTIVE_MODE1 0x1280
|
|
#define USB3_DP_QSERDES_COM_CP_CTRL_ADAPTIVE_MODE2 0x1284
|
|
#define USB3_DP_QSERDES_COM_PLL_RCCTRL_ADAPTIVE_MODE2 0x1288
|
|
#define USB3_DP_QSERDES_COM_PLL_CCTRL_ADAPTIVE_MODE2 0x128C
|
|
#define USB3_DP_QSERDES_COM_CMN_MODE_CONTD3 0x1290
|
|
#define USB3_DP_QSERDES_COM_CMN_MODE_CONTD4 0x1294
|
|
#define USB3_DP_QSERDES_COM_CMN_MODE_CONTD5 0x1298
|
|
#define USB3_DP_QSERDES_COM_CMN_MODE_CONTD6 0x129C
|
|
#define USB3_DP_QSERDES_COM_ADDITIONAL_MISC_6 0x12A0
|
|
#define USB3_DP_QSERDES_COM_ADDITIONAL_MISC_7 0x12A4
|
|
#define USB3_DP_QSERDES_COM_VCO_WAIT_CYCLES 0x12A8
|
|
#define USB3_DP_QSERDES_COM_BIAS_WAIT_CYCLES 0x12AC
|
|
#define USB3_DP_QSERDES_COM_AUX_CLK_PSM_ENABLE 0x12B0
|
|
#define USB3_DP_QSERDES_COM_PLL_SPARE_FOR_ECO 0x12B4
|
|
#define USB3_DP_QSERDES_COM_PLL_SPARE_FOR_ECO_1 0x12B8
|
|
#define USB3_DP_QSERDES_COM_PLL_SPARE_FOR_ECO_2 0x12BC
|
|
#define USB3_DP_QSERDES_COM_MODE_OPERATION_STATUS 0x12C0
|
|
#define USB3_DP_QSERDES_COM_SYSCLK_DET_COMP_STATUS 0x12C4
|
|
#define USB3_DP_QSERDES_COM_CMN_STATUS 0x12C8
|
|
#define USB3_DP_QSERDES_COM_RESET_SM_STATUS 0x12CC
|
|
#define USB3_DP_QSERDES_COM_RESTRIM_CODE_STATUS 0x12D0
|
|
#define USB3_DP_QSERDES_COM_PLLCAL_CODE1_STATUS 0x12D4
|
|
#define USB3_DP_QSERDES_COM_PLLCAL_CODE2_STATUS 0x12D8
|
|
#define USB3_DP_QSERDES_COM_INTEGLOOP_BINCODE_STATUS 0x12DC
|
|
#define USB3_DP_QSERDES_COM_DEBUG_BUS0 0x12E0
|
|
#define USB3_DP_QSERDES_COM_DEBUG_BUS1 0x12E4
|
|
#define USB3_DP_QSERDES_COM_DEBUG_BUS2 0x12E8
|
|
#define USB3_DP_QSERDES_COM_DEBUG_BUS3 0x12EC
|
|
#define USB3_DP_QSERDES_COM_C_READY_STATUS 0x12F0
|
|
#define USB3_DP_QSERDES_COM_READ_DUMMY_1 0x12F4
|
|
#define USB3_DP_QSERDES_COM_READ_DUMMY_2 0x12F8
|
|
#define USB3_DP_QSERDES_COM_READ_DUMMY_3 0x12FC
|
|
#define USB3_DP_QSERDES_COM_IVCO_CAL_CODE_STATUS 0x1300
|
|
|
|
/* Module: USB3_DP_PHY_USB3_QSERDES_TXA_USB3_QSERDES_TXA_USB3_DP_QMP_TX */
|
|
#define USB3_DP_QSERDES_TXA_BIST_MODE_LANENO 0x1400
|
|
#define USB3_DP_QSERDES_TXA_BIST_INVERT 0x1404
|
|
#define USB3_DP_QSERDES_TXA_CLKBUF_ENABLE 0x1408
|
|
#define USB3_DP_QSERDES_TXA_TX_EMP_POST1_LVL 0x140C
|
|
#define USB3_DP_QSERDES_TXA_TX_IDLE_LVL_LARGE_AMP 0x1410
|
|
#define USB3_DP_QSERDES_TXA_TX_DRV_LVL 0x1414
|
|
#define USB3_DP_QSERDES_TXA_TX_DRV_LVL_OFFSET 0x1418
|
|
#define USB3_DP_QSERDES_TXA_RESET_TSYNC_EN 0x141C
|
|
#define USB3_DP_QSERDES_TXA_PRE_STALL_LDO_BOOST_EN 0x1420
|
|
#define USB3_DP_QSERDES_TXA_TX_BAND 0x1424
|
|
#define USB3_DP_QSERDES_TXA_SLEW_CNTL 0x1428
|
|
#define USB3_DP_QSERDES_TXA_INTERFACE_SELECT 0x142C
|
|
#define USB3_DP_QSERDES_TXA_LPB_EN 0x1430
|
|
#define USB3_DP_QSERDES_TXA_RES_CODE_LANE_TX 0x1434
|
|
#define USB3_DP_QSERDES_TXA_RES_CODE_LANE_RX 0x1438
|
|
#define USB3_DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_TX 0x143C
|
|
#define USB3_DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_RX 0x1440
|
|
#define USB3_DP_QSERDES_TXA_PERL_LENGTH1 0x1444
|
|
#define USB3_DP_QSERDES_TXA_PERL_LENGTH2 0x1448
|
|
#define USB3_DP_QSERDES_TXA_SERDES_BYP_EN_OUT 0x144C
|
|
#define USB3_DP_QSERDES_TXA_DEBUG_BUS_SEL 0x1450
|
|
#define USB3_DP_QSERDES_TXA_TRANSCEIVER_BIAS_EN 0x1454
|
|
#define USB3_DP_QSERDES_TXA_HIGHZ_DRVR_EN 0x1458
|
|
#define USB3_DP_QSERDES_TXA_TX_POL_INV 0x145C
|
|
#define USB3_DP_QSERDES_TXA_PARRATE_REC_DETECT_IDLE_EN 0x1460
|
|
#define USB3_DP_QSERDES_TXA_BIST_PATTERN1 0x1464
|
|
#define USB3_DP_QSERDES_TXA_BIST_PATTERN2 0x1468
|
|
#define USB3_DP_QSERDES_TXA_BIST_PATTERN3 0x146C
|
|
#define USB3_DP_QSERDES_TXA_BIST_PATTERN4 0x1470
|
|
#define USB3_DP_QSERDES_TXA_BIST_PATTERN5 0x1474
|
|
#define USB3_DP_QSERDES_TXA_BIST_PATTERN6 0x1478
|
|
#define USB3_DP_QSERDES_TXA_BIST_PATTERN7 0x147C
|
|
#define USB3_DP_QSERDES_TXA_BIST_PATTERN8 0x1480
|
|
#define USB3_DP_QSERDES_TXA_LANE_MODE_1 0x1484
|
|
#define USB3_DP_QSERDES_TXA_LANE_MODE_2 0x1488
|
|
#define USB3_DP_QSERDES_TXA_LANE_MODE_3 0x148C
|
|
#define USB3_DP_QSERDES_TXA_LANE_MODE_4 0x1490
|
|
#define USB3_DP_QSERDES_TXA_LANE_MODE_5 0x1494
|
|
#define USB3_DP_QSERDES_TXA_ATB_SEL1 0x1498
|
|
#define USB3_DP_QSERDES_TXA_ATB_SEL2 0x149C
|
|
#define USB3_DP_QSERDES_TXA_RCV_DETECT_LVL 0x14A0
|
|
#define USB3_DP_QSERDES_TXA_RCV_DETECT_LVL_2 0x14A4
|
|
#define USB3_DP_QSERDES_TXA_PRBS_SEED1 0x14A8
|
|
#define USB3_DP_QSERDES_TXA_PRBS_SEED2 0x14AC
|
|
#define USB3_DP_QSERDES_TXA_PRBS_SEED3 0x14B0
|
|
#define USB3_DP_QSERDES_TXA_PRBS_SEED4 0x14B4
|
|
#define USB3_DP_QSERDES_TXA_RESET_GEN 0x14B8
|
|
#define USB3_DP_QSERDES_TXA_RESET_GEN_MUXES 0x14BC
|
|
#define USB3_DP_QSERDES_TXA_TRAN_DRVR_EMP_EN 0x14C0
|
|
#define USB3_DP_QSERDES_TXA_TX_INTERFACE_MODE 0x14C4
|
|
#define USB3_DP_QSERDES_TXA_VMODE_CTRL1 0x14C8
|
|
#define USB3_DP_QSERDES_TXA_ALOG_OBSV_BUS_CTRL_1 0x14CC
|
|
#define USB3_DP_QSERDES_TXA_BIST_STATUS 0x14D0
|
|
#define USB3_DP_QSERDES_TXA_BIST_ERROR_COUNT1 0x14D4
|
|
#define USB3_DP_QSERDES_TXA_BIST_ERROR_COUNT2 0x14D8
|
|
#define USB3_DP_QSERDES_TXA_ALOG_OBSV_BUS_STATUS_1 0x14DC
|
|
#define USB3_DP_QSERDES_TXA_LANE_DIG_CONFIG 0x14E0
|
|
#define USB3_DP_QSERDES_TXA_PI_QEC_CTRL 0x14E4
|
|
#define USB3_DP_QSERDES_TXA_PRE_EMPH 0x14E8
|
|
#define USB3_DP_QSERDES_TXA_SW_RESET 0x14EC
|
|
#define USB3_DP_QSERDES_TXA_DCC_OFFSET 0x14F0
|
|
#define USB3_DP_QSERDES_TXA_DCC_CMUX_POSTCAL_OFFSET 0x14F4
|
|
#define USB3_DP_QSERDES_TXA_DCC_CMUX_CAL_CTRL1 0x14F8
|
|
#define USB3_DP_QSERDES_TXA_DCC_CMUX_CAL_CTRL2 0x14FC
|
|
#define USB3_DP_QSERDES_TXA_DIG_BKUP_CTRL 0x1500
|
|
#define USB3_DP_QSERDES_TXA_DEBUG_BUS0 0x1504
|
|
#define USB3_DP_QSERDES_TXA_DEBUG_BUS1 0x1508
|
|
#define USB3_DP_QSERDES_TXA_DEBUG_BUS2 0x150C
|
|
#define USB3_DP_QSERDES_TXA_DEBUG_BUS3 0x1510
|
|
#define USB3_DP_QSERDES_TXA_READ_EQCODE 0x1514
|
|
#define USB3_DP_QSERDES_TXA_READ_OFFSETCODE 0x1518
|
|
#define USB3_DP_QSERDES_TXA_IA_ERROR_COUNTER_LOW 0x151C
|
|
#define USB3_DP_QSERDES_TXA_IA_ERROR_COUNTER_HIGH 0x1520
|
|
#define USB3_DP_QSERDES_TXA_VGA_READ_CODE 0x1524
|
|
#define USB3_DP_QSERDES_TXA_VTH_READ_CODE 0x1528
|
|
#define USB3_DP_QSERDES_TXA_DFE_TAP1_READ_CODE 0x152C
|
|
#define USB3_DP_QSERDES_TXA_DFE_TAP2_READ_CODE 0x1530
|
|
#define USB3_DP_QSERDES_TXA_IDAC_STATUS_I 0x1534
|
|
#define USB3_DP_QSERDES_TXA_IDAC_STATUS_IBAR 0x1538
|
|
#define USB3_DP_QSERDES_TXA_IDAC_STATUS_Q 0x153C
|
|
#define USB3_DP_QSERDES_TXA_IDAC_STATUS_QBAR 0x1540
|
|
#define USB3_DP_QSERDES_TXA_IDAC_STATUS_A 0x1544
|
|
#define USB3_DP_QSERDES_TXA_IDAC_STATUS_ABAR 0x1548
|
|
#define USB3_DP_QSERDES_TXA_IDAC_STATUS_SM_ON 0x154C
|
|
#define USB3_DP_QSERDES_TXA_IDAC_STATUS_CAL_DONE 0x1550
|
|
#define USB3_DP_QSERDES_TXA_IDAC_STATUS_SIGNERROR 0x1554
|
|
#define USB3_DP_QSERDES_TXA_DCC_CAL_STATUS 0x1558
|
|
#define USB3_DP_QSERDES_TXA_DCC_READ_CODE_STATUS 0x155C
|
|
#define USB3_DP_QSERDES_TXA_SIGDET_CAL_ENGINE_STATUS 0x1560
|
|
#define USB3_DP_QSERDES_TXA_AC_JTAG_OUTP_OUTN_STATUS 0x1564
|
|
|
|
/* Module: USB3_DP_PHY_USB3_QSERDES_RXA_USB3_QSERDES_RXA_USB3_DP_QMP_RX */
|
|
#define USB3_DP_QSERDES_RXA_UCDR_FO_GAIN_HALF 0x1600
|
|
#define USB3_DP_QSERDES_RXA_UCDR_FO_GAIN_QUARTER 0x1604
|
|
#define USB3_DP_QSERDES_RXA_UCDR_FO_GAIN 0x1608
|
|
#define USB3_DP_QSERDES_RXA_UCDR_SO_GAIN_HALF 0x160C
|
|
#define USB3_DP_QSERDES_RXA_UCDR_SO_GAIN_QUARTER 0x1610
|
|
#define USB3_DP_QSERDES_RXA_UCDR_SO_GAIN 0x1614
|
|
#define USB3_DP_QSERDES_RXA_UCDR_SVS_FO_GAIN_HALF 0x1618
|
|
#define USB3_DP_QSERDES_RXA_UCDR_SVS_FO_GAIN_QUARTER 0x161C
|
|
#define USB3_DP_QSERDES_RXA_UCDR_SVS_FO_GAIN 0x1620
|
|
#define USB3_DP_QSERDES_RXA_UCDR_SVS_SO_GAIN_HALF 0x1624
|
|
#define USB3_DP_QSERDES_RXA_UCDR_SVS_SO_GAIN_QUARTER 0x1628
|
|
#define USB3_DP_QSERDES_RXA_UCDR_SVS_SO_GAIN 0x162C
|
|
#define USB3_DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN 0x1630
|
|
#define USB3_DP_QSERDES_RXA_UCDR_SO_SATURATION_AND_ENABLE 0x1634
|
|
#define USB3_DP_QSERDES_RXA_UCDR_FO_TO_SO_DELAY 0x1638
|
|
#define USB3_DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW 0x163C
|
|
#define USB3_DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH 0x1640
|
|
#define USB3_DP_QSERDES_RXA_UCDR_PI_CONTROLS 0x1644
|
|
#define USB3_DP_QSERDES_RXA_UCDR_PI_CTRL2 0x1648
|
|
#define USB3_DP_QSERDES_RXA_UCDR_SB2_THRESH1 0x164C
|
|
#define USB3_DP_QSERDES_RXA_UCDR_SB2_THRESH2 0x1650
|
|
#define USB3_DP_QSERDES_RXA_UCDR_SB2_GAIN1 0x1654
|
|
#define USB3_DP_QSERDES_RXA_UCDR_SB2_GAIN2 0x1658
|
|
#define USB3_DP_QSERDES_RXA_AUX_CONTROL 0x165C
|
|
#define USB3_DP_QSERDES_RXA_AUX_DATA_TCOARSE_TFINE 0x1660
|
|
#define USB3_DP_QSERDES_RXA_RCLK_AUXDATA_SEL 0x1664
|
|
#define USB3_DP_QSERDES_RXA_AC_JTAG_ENABLE 0x1668
|
|
#define USB3_DP_QSERDES_RXA_AC_JTAG_INITP 0x166C
|
|
#define USB3_DP_QSERDES_RXA_AC_JTAG_INITN 0x1670
|
|
#define USB3_DP_QSERDES_RXA_AC_JTAG_LVL 0x1674
|
|
#define USB3_DP_QSERDES_RXA_AC_JTAG_MODE 0x1678
|
|
#define USB3_DP_QSERDES_RXA_AC_JTAG_RESET 0x167C
|
|
#define USB3_DP_QSERDES_RXA_RX_TERM_BW 0x1680
|
|
#define USB3_DP_QSERDES_RXA_RX_RCVR_IQ_EN 0x1684
|
|
#define USB3_DP_QSERDES_RXA_RX_IDAC_I_DC_OFFSETS 0x1688
|
|
#define USB3_DP_QSERDES_RXA_RX_IDAC_IBAR_DC_OFFSETS 0x168C
|
|
#define USB3_DP_QSERDES_RXA_RX_IDAC_Q_DC_OFFSETS 0x1690
|
|
#define USB3_DP_QSERDES_RXA_RX_IDAC_QBAR_DC_OFFSETS 0x1694
|
|
#define USB3_DP_QSERDES_RXA_RX_IDAC_A_DC_OFFSETS 0x1698
|
|
#define USB3_DP_QSERDES_RXA_RX_IDAC_ABAR_DC_OFFSETS 0x169C
|
|
#define USB3_DP_QSERDES_RXA_RX_IDAC_EN 0x16A0
|
|
#define USB3_DP_QSERDES_RXA_RX_IDAC_ENABLES 0x16A4
|
|
#define USB3_DP_QSERDES_RXA_RX_IDAC_SIGN 0x16A8
|
|
#define USB3_DP_QSERDES_RXA_RX_HIGHZ_HIGHRATE 0x16AC
|
|
#define USB3_DP_QSERDES_RXA_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET 0x16B0
|
|
#define USB3_DP_QSERDES_RXA_DFE_1 0x16B4
|
|
#define USB3_DP_QSERDES_RXA_DFE_2 0x16B8
|
|
#define USB3_DP_QSERDES_RXA_DFE_3 0x16BC
|
|
#define USB3_DP_QSERDES_RXA_DFE_4 0x16C0
|
|
#define USB3_DP_QSERDES_RXA_TX_ADAPT_PRE_THRESH1 0x16C4
|
|
#define USB3_DP_QSERDES_RXA_TX_ADAPT_PRE_THRESH2 0x16C8
|
|
#define USB3_DP_QSERDES_RXA_TX_ADAPT_POST_THRESH 0x16CC
|
|
#define USB3_DP_QSERDES_RXA_TX_ADAPT_MAIN_THRESH 0x16D0
|
|
#define USB3_DP_QSERDES_RXA_VGA_CAL_CNTRL1 0x16D4
|
|
#define USB3_DP_QSERDES_RXA_VGA_CAL_CNTRL2 0x16D8
|
|
#define USB3_DP_QSERDES_RXA_GM_CAL 0x16DC
|
|
#define USB3_DP_QSERDES_RXA_RX_VGA_GAIN2_LSB 0x16E0
|
|
#define USB3_DP_QSERDES_RXA_RX_VGA_GAIN2_MSB 0x16E4
|
|
#define USB3_DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL1 0x16E8
|
|
#define USB3_DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL2 0x16EC
|
|
#define USB3_DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL3 0x16F0
|
|
#define USB3_DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL4 0x16F4
|
|
#define USB3_DP_QSERDES_RXA_RX_IDAC_TSETTLE_LOW 0x16F8
|
|
#define USB3_DP_QSERDES_RXA_RX_IDAC_TSETTLE_HIGH 0x16FC
|
|
#define USB3_DP_QSERDES_RXA_RX_IDAC_MEASURE_TIME 0x1700
|
|
#define USB3_DP_QSERDES_RXA_RX_IDAC_ACCUMULATOR 0x1704
|
|
#define USB3_DP_QSERDES_RXA_RX_EQ_OFFSET_LSB 0x1708
|
|
#define USB3_DP_QSERDES_RXA_RX_EQ_OFFSET_MSB 0x170C
|
|
#define USB3_DP_QSERDES_RXA_RX_EQ_OFFSET_ADAPTOR_CNTRL1 0x1710
|
|
#define USB3_DP_QSERDES_RXA_RX_OFFSET_ADAPTOR_CNTRL2 0x1714
|
|
#define USB3_DP_QSERDES_RXA_SIGDET_ENABLES 0x1718
|
|
#define USB3_DP_QSERDES_RXA_SIGDET_CNTRL 0x171C
|
|
#define USB3_DP_QSERDES_RXA_SIGDET_LVL 0x1720
|
|
#define USB3_DP_QSERDES_RXA_SIGDET_DEGLITCH_CNTRL 0x1724
|
|
#define USB3_DP_QSERDES_RXA_RX_BAND 0x1728
|
|
#define USB3_DP_QSERDES_RXA_CDR_FREEZE_UP_DN 0x172C
|
|
#define USB3_DP_QSERDES_RXA_CDR_RESET_OVERRIDE 0x1730
|
|
#define USB3_DP_QSERDES_RXA_RX_INTERFACE_MODE 0x1734
|
|
#define USB3_DP_QSERDES_RXA_JITTER_GEN_MODE 0x1738
|
|
#define USB3_DP_QSERDES_RXA_SJ_AMP1 0x173C
|
|
#define USB3_DP_QSERDES_RXA_SJ_AMP2 0x1740
|
|
#define USB3_DP_QSERDES_RXA_SJ_PER1 0x1744
|
|
#define USB3_DP_QSERDES_RXA_SJ_PER2 0x1748
|
|
#define USB3_DP_QSERDES_RXA_PPM_OFFSET1 0x174C
|
|
#define USB3_DP_QSERDES_RXA_PPM_OFFSET2 0x1750
|
|
#define USB3_DP_QSERDES_RXA_SIGN_PPM_PERIOD1 0x1754
|
|
#define USB3_DP_QSERDES_RXA_SIGN_PPM_PERIOD2 0x1758
|
|
#define USB3_DP_QSERDES_RXA_RX_MODE_00_LOW 0x175C
|
|
#define USB3_DP_QSERDES_RXA_RX_MODE_00_HIGH 0x1760
|
|
#define USB3_DP_QSERDES_RXA_RX_MODE_00_HIGH2 0x1764
|
|
#define USB3_DP_QSERDES_RXA_RX_MODE_00_HIGH3 0x1768
|
|
#define USB3_DP_QSERDES_RXA_RX_MODE_00_HIGH4 0x176C
|
|
#define USB3_DP_QSERDES_RXA_RX_MODE_01_LOW 0x1770
|
|
#define USB3_DP_QSERDES_RXA_RX_MODE_01_HIGH 0x1774
|
|
#define USB3_DP_QSERDES_RXA_RX_MODE_01_HIGH2 0x1778
|
|
#define USB3_DP_QSERDES_RXA_RX_MODE_01_HIGH3 0x177C
|
|
#define USB3_DP_QSERDES_RXA_RX_MODE_01_HIGH4 0x1780
|
|
#define USB3_DP_QSERDES_RXA_RX_MODE_10_LOW 0x1784
|
|
#define USB3_DP_QSERDES_RXA_RX_MODE_10_HIGH 0x1788
|
|
#define USB3_DP_QSERDES_RXA_RX_MODE_10_HIGH2 0x178C
|
|
#define USB3_DP_QSERDES_RXA_RX_MODE_10_HIGH3 0x1790
|
|
#define USB3_DP_QSERDES_RXA_RX_MODE_10_HIGH4 0x1794
|
|
#define USB3_DP_QSERDES_RXA_PHPRE_CTRL 0x1798
|
|
#define USB3_DP_QSERDES_RXA_PHPRE_INITVAL 0x179C
|
|
#define USB3_DP_QSERDES_RXA_DFE_EN_TIMER 0x17A0
|
|
#define USB3_DP_QSERDES_RXA_DFE_CTLE_POST_CAL_OFFSET 0x17A4
|
|
#define USB3_DP_QSERDES_RXA_DCC_CTRL1 0x17A8
|
|
#define USB3_DP_QSERDES_RXA_DCC_CTRL2 0x17AC
|
|
#define USB3_DP_QSERDES_RXA_VTH_CODE 0x17B0
|
|
#define USB3_DP_QSERDES_RXA_VTH_MIN_THRESH 0x17B4
|
|
#define USB3_DP_QSERDES_RXA_VTH_MAX_THRESH 0x17B8
|
|
#define USB3_DP_QSERDES_RXA_ALOG_OBSV_BUS_CTRL_1 0x17BC
|
|
#define USB3_DP_QSERDES_RXA_PI_CTRL1 0x17C0
|
|
#define USB3_DP_QSERDES_RXA_PI_CTRL2 0x17C4
|
|
#define USB3_DP_QSERDES_RXA_PI_QUAD 0x17C8
|
|
#define USB3_DP_QSERDES_RXA_IDATA1 0x17CC
|
|
#define USB3_DP_QSERDES_RXA_IDATA2 0x17D0
|
|
#define USB3_DP_QSERDES_RXA_AUX_DATA1 0x17D4
|
|
#define USB3_DP_QSERDES_RXA_AUX_DATA2 0x17D8
|
|
#define USB3_DP_QSERDES_RXA_RX_SIGDET_AND_CDR_FALSE_LOCK_STATUS 0x17DC
|
|
#define USB3_DP_QSERDES_RXA_ALOG_OBSV_BUS_STATUS_1 0x17E0
|
|
#define USB3_DP_QSERDES_RXA_SIGDET_CAL_CTRL1 0x17E4
|
|
#define USB3_DP_QSERDES_RXA_SIGDET_CAL_CTRL2_AND_CDR_LOCK_EDGE 0x17E8
|
|
#define USB3_DP_QSERDES_RXA_CDR_LOCK_ON_EDGE_DURATION 0x17EC
|
|
#define USB3_DP_QSERDES_RXA_CDR_LOCK_ON_EDGE_THRESH 0x17F0
|
|
#define USB3_DP_QSERDES_RXA_RX_ADAPTOR_CNTRL 0x17F4
|
|
#define USB3_DP_QSERDES_RXA_SIGDET_CAL_TRIM 0x17F8
|
|
#define USB3_DP_QSERDES_RXA_CAL_POST_WRAP 0x17FC
|
|
|
|
/* Module: USB3_DP_PHY_USB3_QSERDES_TXB_USB3_QSERDES_TXB_USB3_DP_QMP_TX */
|
|
#define USB3_DP_QSERDES_TXB_BIST_MODE_LANENO 0x1800
|
|
#define USB3_DP_QSERDES_TXB_BIST_INVERT 0x1804
|
|
#define USB3_DP_QSERDES_TXB_CLKBUF_ENABLE 0x1808
|
|
#define USB3_DP_QSERDES_TXB_TX_EMP_POST1_LVL 0x180C
|
|
#define USB3_DP_QSERDES_TXB_TX_IDLE_LVL_LARGE_AMP 0x1810
|
|
#define USB3_DP_QSERDES_TXB_TX_DRV_LVL 0x1814
|
|
#define USB3_DP_QSERDES_TXB_TX_DRV_LVL_OFFSET 0x1818
|
|
#define USB3_DP_QSERDES_TXB_RESET_TSYNC_EN 0x181C
|
|
#define USB3_DP_QSERDES_TXB_PRE_STALL_LDO_BOOST_EN 0x1820
|
|
#define USB3_DP_QSERDES_TXB_TX_BAND 0x1824
|
|
#define USB3_DP_QSERDES_TXB_SLEW_CNTL 0x1828
|
|
#define USB3_DP_QSERDES_TXB_INTERFACE_SELECT 0x182C
|
|
#define USB3_DP_QSERDES_TXB_LPB_EN 0x1830
|
|
#define USB3_DP_QSERDES_TXB_RES_CODE_LANE_TX 0x1834
|
|
#define USB3_DP_QSERDES_TXB_RES_CODE_LANE_RX 0x1838
|
|
#define USB3_DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_TX 0x183C
|
|
#define USB3_DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_RX 0x1840
|
|
#define USB3_DP_QSERDES_TXB_PERL_LENGTH1 0x1844
|
|
#define USB3_DP_QSERDES_TXB_PERL_LENGTH2 0x1848
|
|
#define USB3_DP_QSERDES_TXB_SERDES_BYP_EN_OUT 0x184C
|
|
#define USB3_DP_QSERDES_TXB_DEBUG_BUS_SEL 0x1850
|
|
#define USB3_DP_QSERDES_TXB_TRANSCEIVER_BIAS_EN 0x1854
|
|
#define USB3_DP_QSERDES_TXB_HIGHZ_DRVR_EN 0x1858
|
|
#define USB3_DP_QSERDES_TXB_TX_POL_INV 0x185C
|
|
#define USB3_DP_QSERDES_TXB_PARRATE_REC_DETECT_IDLE_EN 0x1860
|
|
#define USB3_DP_QSERDES_TXB_BIST_PATTERN1 0x1864
|
|
#define USB3_DP_QSERDES_TXB_BIST_PATTERN2 0x1868
|
|
#define USB3_DP_QSERDES_TXB_BIST_PATTERN3 0x186C
|
|
#define USB3_DP_QSERDES_TXB_BIST_PATTERN4 0x1870
|
|
#define USB3_DP_QSERDES_TXB_BIST_PATTERN5 0x1874
|
|
#define USB3_DP_QSERDES_TXB_BIST_PATTERN6 0x1878
|
|
#define USB3_DP_QSERDES_TXB_BIST_PATTERN7 0x187C
|
|
#define USB3_DP_QSERDES_TXB_BIST_PATTERN8 0x1880
|
|
#define USB3_DP_QSERDES_TXB_LANE_MODE_1 0x1884
|
|
#define USB3_DP_QSERDES_TXB_LANE_MODE_2 0x1888
|
|
#define USB3_DP_QSERDES_TXB_LANE_MODE_3 0x188C
|
|
#define USB3_DP_QSERDES_TXB_LANE_MODE_4 0x1890
|
|
#define USB3_DP_QSERDES_TXB_LANE_MODE_5 0x1894
|
|
#define USB3_DP_QSERDES_TXB_ATB_SEL1 0x1898
|
|
#define USB3_DP_QSERDES_TXB_ATB_SEL2 0x189C
|
|
#define USB3_DP_QSERDES_TXB_RCV_DETECT_LVL 0x18A0
|
|
#define USB3_DP_QSERDES_TXB_RCV_DETECT_LVL_2 0x18A4
|
|
#define USB3_DP_QSERDES_TXB_PRBS_SEED1 0x18A8
|
|
#define USB3_DP_QSERDES_TXB_PRBS_SEED2 0x18AC
|
|
#define USB3_DP_QSERDES_TXB_PRBS_SEED3 0x18B0
|
|
#define USB3_DP_QSERDES_TXB_PRBS_SEED4 0x18B4
|
|
#define USB3_DP_QSERDES_TXB_RESET_GEN 0x18B8
|
|
#define USB3_DP_QSERDES_TXB_RESET_GEN_MUXES 0x18BC
|
|
#define USB3_DP_QSERDES_TXB_TRAN_DRVR_EMP_EN 0x18C0
|
|
#define USB3_DP_QSERDES_TXB_TX_INTERFACE_MODE 0x18C4
|
|
#define USB3_DP_QSERDES_TXB_VMODE_CTRL1 0x18C8
|
|
#define USB3_DP_QSERDES_TXB_ALOG_OBSV_BUS_CTRL_1 0x18CC
|
|
#define USB3_DP_QSERDES_TXB_BIST_STATUS 0x18D0
|
|
#define USB3_DP_QSERDES_TXB_BIST_ERROR_COUNT1 0x18D4
|
|
#define USB3_DP_QSERDES_TXB_BIST_ERROR_COUNT2 0x18D8
|
|
#define USB3_DP_QSERDES_TXB_ALOG_OBSV_BUS_STATUS_1 0x18DC
|
|
#define USB3_DP_QSERDES_TXB_LANE_DIG_CONFIG 0x18E0
|
|
#define USB3_DP_QSERDES_TXB_PI_QEC_CTRL 0x18E4
|
|
#define USB3_DP_QSERDES_TXB_PRE_EMPH 0x18E8
|
|
#define USB3_DP_QSERDES_TXB_SW_RESET 0x18EC
|
|
#define USB3_DP_QSERDES_TXB_DCC_OFFSET 0x18F0
|
|
#define USB3_DP_QSERDES_TXB_DCC_CMUX_POSTCAL_OFFSET 0x18F4
|
|
#define USB3_DP_QSERDES_TXB_DCC_CMUX_CAL_CTRL1 0x18F8
|
|
#define USB3_DP_QSERDES_TXB_DCC_CMUX_CAL_CTRL2 0x18FC
|
|
#define USB3_DP_QSERDES_TXB_DIG_BKUP_CTRL 0x1900
|
|
#define USB3_DP_QSERDES_TXB_DEBUG_BUS0 0x1904
|
|
#define USB3_DP_QSERDES_TXB_DEBUG_BUS1 0x1908
|
|
#define USB3_DP_QSERDES_TXB_DEBUG_BUS2 0x190C
|
|
#define USB3_DP_QSERDES_TXB_DEBUG_BUS3 0x1910
|
|
#define USB3_DP_QSERDES_TXB_READ_EQCODE 0x1914
|
|
#define USB3_DP_QSERDES_TXB_READ_OFFSETCODE 0x1918
|
|
#define USB3_DP_QSERDES_TXB_IA_ERROR_COUNTER_LOW 0x191C
|
|
#define USB3_DP_QSERDES_TXB_IA_ERROR_COUNTER_HIGH 0x1920
|
|
#define USB3_DP_QSERDES_TXB_VGA_READ_CODE 0x1924
|
|
#define USB3_DP_QSERDES_TXB_VTH_READ_CODE 0x1928
|
|
#define USB3_DP_QSERDES_TXB_DFE_TAP1_READ_CODE 0x192C
|
|
#define USB3_DP_QSERDES_TXB_DFE_TAP2_READ_CODE 0x1930
|
|
#define USB3_DP_QSERDES_TXB_IDAC_STATUS_I 0x1934
|
|
#define USB3_DP_QSERDES_TXB_IDAC_STATUS_IBAR 0x1938
|
|
#define USB3_DP_QSERDES_TXB_IDAC_STATUS_Q 0x193C
|
|
#define USB3_DP_QSERDES_TXB_IDAC_STATUS_QBAR 0x1940
|
|
#define USB3_DP_QSERDES_TXB_IDAC_STATUS_A 0x1944
|
|
#define USB3_DP_QSERDES_TXB_IDAC_STATUS_ABAR 0x1948
|
|
#define USB3_DP_QSERDES_TXB_IDAC_STATUS_SM_ON 0x194C
|
|
#define USB3_DP_QSERDES_TXB_IDAC_STATUS_CAL_DONE 0x1950
|
|
#define USB3_DP_QSERDES_TXB_IDAC_STATUS_SIGNERROR 0x1954
|
|
#define USB3_DP_QSERDES_TXB_DCC_CAL_STATUS 0x1958
|
|
#define USB3_DP_QSERDES_TXB_DCC_READ_CODE_STATUS 0x195C
|
|
#define USB3_DP_QSERDES_TXB_SIGDET_CAL_ENGINE_STATUS 0x1960
|
|
#define USB3_DP_QSERDES_TXB_AC_JTAG_OUTP_OUTN_STATUS 0x1964
|
|
|
|
/* Module: USB3_DP_PHY_USB3_QSERDES_RXB_USB3_QSERDES_RXB_USB3_DP_QMP_RX */
|
|
#define USB3_DP_QSERDES_RXB_UCDR_FO_GAIN_HALF 0x1A00
|
|
#define USB3_DP_QSERDES_RXB_UCDR_FO_GAIN_QUARTER 0x1A04
|
|
#define USB3_DP_QSERDES_RXB_UCDR_FO_GAIN 0x1A08
|
|
#define USB3_DP_QSERDES_RXB_UCDR_SO_GAIN_HALF 0x1A0C
|
|
#define USB3_DP_QSERDES_RXB_UCDR_SO_GAIN_QUARTER 0x1A10
|
|
#define USB3_DP_QSERDES_RXB_UCDR_SO_GAIN 0x1A14
|
|
#define USB3_DP_QSERDES_RXB_UCDR_SVS_FO_GAIN_HALF 0x1A18
|
|
#define USB3_DP_QSERDES_RXB_UCDR_SVS_FO_GAIN_QUARTER 0x1A1C
|
|
#define USB3_DP_QSERDES_RXB_UCDR_SVS_FO_GAIN 0x1A20
|
|
#define USB3_DP_QSERDES_RXB_UCDR_SVS_SO_GAIN_HALF 0x1A24
|
|
#define USB3_DP_QSERDES_RXB_UCDR_SVS_SO_GAIN_QUARTER 0x1A28
|
|
#define USB3_DP_QSERDES_RXB_UCDR_SVS_SO_GAIN 0x1A2C
|
|
#define USB3_DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN 0x1A30
|
|
#define USB3_DP_QSERDES_RXB_UCDR_SO_SATURATION_AND_ENABLE 0x1A34
|
|
#define USB3_DP_QSERDES_RXB_UCDR_FO_TO_SO_DELAY 0x1A38
|
|
#define USB3_DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW 0x1A3C
|
|
#define USB3_DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH 0x1A40
|
|
#define USB3_DP_QSERDES_RXB_UCDR_PI_CONTROLS 0x1A44
|
|
#define USB3_DP_QSERDES_RXB_UCDR_PI_CTRL2 0x1A48
|
|
#define USB3_DP_QSERDES_RXB_UCDR_SB2_THRESH1 0x1A4C
|
|
#define USB3_DP_QSERDES_RXB_UCDR_SB2_THRESH2 0x1A50
|
|
#define USB3_DP_QSERDES_RXB_UCDR_SB2_GAIN1 0x1A54
|
|
#define USB3_DP_QSERDES_RXB_UCDR_SB2_GAIN2 0x1A58
|
|
#define USB3_DP_QSERDES_RXB_AUX_CONTROL 0x1A5C
|
|
#define USB3_DP_QSERDES_RXB_AUX_DATA_TCOARSE_TFINE 0x1A60
|
|
#define USB3_DP_QSERDES_RXB_RCLK_AUXDATA_SEL 0x1A64
|
|
#define USB3_DP_QSERDES_RXB_AC_JTAG_ENABLE 0x1A68
|
|
#define USB3_DP_QSERDES_RXB_AC_JTAG_INITP 0x1A6C
|
|
#define USB3_DP_QSERDES_RXB_AC_JTAG_INITN 0x1A70
|
|
#define USB3_DP_QSERDES_RXB_AC_JTAG_LVL 0x1A74
|
|
#define USB3_DP_QSERDES_RXB_AC_JTAG_MODE 0x1A78
|
|
#define USB3_DP_QSERDES_RXB_AC_JTAG_RESET 0x1A7C
|
|
#define USB3_DP_QSERDES_RXB_RX_TERM_BW 0x1A80
|
|
#define USB3_DP_QSERDES_RXB_RX_RCVR_IQ_EN 0x1A84
|
|
#define USB3_DP_QSERDES_RXB_RX_IDAC_I_DC_OFFSETS 0x1A88
|
|
#define USB3_DP_QSERDES_RXB_RX_IDAC_IBAR_DC_OFFSETS 0x1A8C
|
|
#define USB3_DP_QSERDES_RXB_RX_IDAC_Q_DC_OFFSETS 0x1A90
|
|
#define USB3_DP_QSERDES_RXB_RX_IDAC_QBAR_DC_OFFSETS 0x1A94
|
|
#define USB3_DP_QSERDES_RXB_RX_IDAC_A_DC_OFFSETS 0x1A98
|
|
#define USB3_DP_QSERDES_RXB_RX_IDAC_ABAR_DC_OFFSETS 0x1A9C
|
|
#define USB3_DP_QSERDES_RXB_RX_IDAC_EN 0x1AA0
|
|
#define USB3_DP_QSERDES_RXB_RX_IDAC_ENABLES 0x1AA4
|
|
#define USB3_DP_QSERDES_RXB_RX_IDAC_SIGN 0x1AA8
|
|
#define USB3_DP_QSERDES_RXB_RX_HIGHZ_HIGHRATE 0x1AAC
|
|
#define USB3_DP_QSERDES_RXB_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET 0x1AB0
|
|
#define USB3_DP_QSERDES_RXB_DFE_1 0x1AB4
|
|
#define USB3_DP_QSERDES_RXB_DFE_2 0x1AB8
|
|
#define USB3_DP_QSERDES_RXB_DFE_3 0x1ABC
|
|
#define USB3_DP_QSERDES_RXB_DFE_4 0x1AC0
|
|
#define USB3_DP_QSERDES_RXB_TX_ADAPT_PRE_THRESH1 0x1AC4
|
|
#define USB3_DP_QSERDES_RXB_TX_ADAPT_PRE_THRESH2 0x1AC8
|
|
#define USB3_DP_QSERDES_RXB_TX_ADAPT_POST_THRESH 0x1ACC
|
|
#define USB3_DP_QSERDES_RXB_TX_ADAPT_MAIN_THRESH 0x1AD0
|
|
#define USB3_DP_QSERDES_RXB_VGA_CAL_CNTRL1 0x1AD4
|
|
#define USB3_DP_QSERDES_RXB_VGA_CAL_CNTRL2 0x1AD8
|
|
#define USB3_DP_QSERDES_RXB_GM_CAL 0x1ADC
|
|
#define USB3_DP_QSERDES_RXB_RX_VGA_GAIN2_LSB 0x1AE0
|
|
#define USB3_DP_QSERDES_RXB_RX_VGA_GAIN2_MSB 0x1AE4
|
|
#define USB3_DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL1 0x1AE8
|
|
#define USB3_DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL2 0x1AEC
|
|
#define USB3_DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL3 0x1AF0
|
|
#define USB3_DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL4 0x1AF4
|
|
#define USB3_DP_QSERDES_RXB_RX_IDAC_TSETTLE_LOW 0x1AF8
|
|
#define USB3_DP_QSERDES_RXB_RX_IDAC_TSETTLE_HIGH 0x1AFC
|
|
#define USB3_DP_QSERDES_RXB_RX_IDAC_MEASURE_TIME 0x1B00
|
|
#define USB3_DP_QSERDES_RXB_RX_IDAC_ACCUMULATOR 0x1B04
|
|
#define USB3_DP_QSERDES_RXB_RX_EQ_OFFSET_LSB 0x1B08
|
|
#define USB3_DP_QSERDES_RXB_RX_EQ_OFFSET_MSB 0x1B0C
|
|
#define USB3_DP_QSERDES_RXB_RX_EQ_OFFSET_ADAPTOR_CNTRL1 0x1B10
|
|
#define USB3_DP_QSERDES_RXB_RX_OFFSET_ADAPTOR_CNTRL2 0x1B14
|
|
#define USB3_DP_QSERDES_RXB_SIGDET_ENABLES 0x1B18
|
|
#define USB3_DP_QSERDES_RXB_SIGDET_CNTRL 0x1B1C
|
|
#define USB3_DP_QSERDES_RXB_SIGDET_LVL 0x1B20
|
|
#define USB3_DP_QSERDES_RXB_SIGDET_DEGLITCH_CNTRL 0x1B24
|
|
#define USB3_DP_QSERDES_RXB_RX_BAND 0x1B28
|
|
#define USB3_DP_QSERDES_RXB_CDR_FREEZE_UP_DN 0x1B2C
|
|
#define USB3_DP_QSERDES_RXB_CDR_RESET_OVERRIDE 0x1B30
|
|
#define USB3_DP_QSERDES_RXB_RX_INTERFACE_MODE 0x1B34
|
|
#define USB3_DP_QSERDES_RXB_JITTER_GEN_MODE 0x1B38
|
|
#define USB3_DP_QSERDES_RXB_SJ_AMP1 0x1B3C
|
|
#define USB3_DP_QSERDES_RXB_SJ_AMP2 0x1B40
|
|
#define USB3_DP_QSERDES_RXB_SJ_PER1 0x1B44
|
|
#define USB3_DP_QSERDES_RXB_SJ_PER2 0x1B48
|
|
#define USB3_DP_QSERDES_RXB_PPM_OFFSET1 0x1B4C
|
|
#define USB3_DP_QSERDES_RXB_PPM_OFFSET2 0x1B50
|
|
#define USB3_DP_QSERDES_RXB_SIGN_PPM_PERIOD1 0x1B54
|
|
#define USB3_DP_QSERDES_RXB_SIGN_PPM_PERIOD2 0x1B58
|
|
#define USB3_DP_QSERDES_RXB_RX_MODE_00_LOW 0x1B5C
|
|
#define USB3_DP_QSERDES_RXB_RX_MODE_00_HIGH 0x1B60
|
|
#define USB3_DP_QSERDES_RXB_RX_MODE_00_HIGH2 0x1B64
|
|
#define USB3_DP_QSERDES_RXB_RX_MODE_00_HIGH3 0x1B68
|
|
#define USB3_DP_QSERDES_RXB_RX_MODE_00_HIGH4 0x1B6C
|
|
#define USB3_DP_QSERDES_RXB_RX_MODE_01_LOW 0x1B70
|
|
#define USB3_DP_QSERDES_RXB_RX_MODE_01_HIGH 0x1B74
|
|
#define USB3_DP_QSERDES_RXB_RX_MODE_01_HIGH2 0x1B78
|
|
#define USB3_DP_QSERDES_RXB_RX_MODE_01_HIGH3 0x1B7C
|
|
#define USB3_DP_QSERDES_RXB_RX_MODE_01_HIGH4 0x1B80
|
|
#define USB3_DP_QSERDES_RXB_RX_MODE_10_LOW 0x1B84
|
|
#define USB3_DP_QSERDES_RXB_RX_MODE_10_HIGH 0x1B88
|
|
#define USB3_DP_QSERDES_RXB_RX_MODE_10_HIGH2 0x1B8C
|
|
#define USB3_DP_QSERDES_RXB_RX_MODE_10_HIGH3 0x1B90
|
|
#define USB3_DP_QSERDES_RXB_RX_MODE_10_HIGH4 0x1B94
|
|
#define USB3_DP_QSERDES_RXB_PHPRE_CTRL 0x1B98
|
|
#define USB3_DP_QSERDES_RXB_PHPRE_INITVAL 0x1B9C
|
|
#define USB3_DP_QSERDES_RXB_DFE_EN_TIMER 0x1BA0
|
|
#define USB3_DP_QSERDES_RXB_DFE_CTLE_POST_CAL_OFFSET 0x1BA4
|
|
#define USB3_DP_QSERDES_RXB_DCC_CTRL1 0x1BA8
|
|
#define USB3_DP_QSERDES_RXB_DCC_CTRL2 0x1BAC
|
|
#define USB3_DP_QSERDES_RXB_VTH_CODE 0x1BB0
|
|
#define USB3_DP_QSERDES_RXB_VTH_MIN_THRESH 0x1BB4
|
|
#define USB3_DP_QSERDES_RXB_VTH_MAX_THRESH 0x1BB8
|
|
#define USB3_DP_QSERDES_RXB_ALOG_OBSV_BUS_CTRL_1 0x1BBC
|
|
#define USB3_DP_QSERDES_RXB_PI_CTRL1 0x1BC0
|
|
#define USB3_DP_QSERDES_RXB_PI_CTRL2 0x1BC4
|
|
#define USB3_DP_QSERDES_RXB_PI_QUAD 0x1BC8
|
|
#define USB3_DP_QSERDES_RXB_IDATA1 0x1BCC
|
|
#define USB3_DP_QSERDES_RXB_IDATA2 0x1BD0
|
|
#define USB3_DP_QSERDES_RXB_AUX_DATA1 0x1BD4
|
|
#define USB3_DP_QSERDES_RXB_AUX_DATA2 0x1BD8
|
|
#define USB3_DP_QSERDES_RXB_RX_SIGDET_AND_CDR_FALSE_LOCK_STATUS 0x1BDC
|
|
#define USB3_DP_QSERDES_RXB_ALOG_OBSV_BUS_STATUS_1 0x1BE0
|
|
#define USB3_DP_QSERDES_RXB_SIGDET_CAL_CTRL1 0x1BE4
|
|
#define USB3_DP_QSERDES_RXB_SIGDET_CAL_CTRL2_AND_CDR_LOCK_EDGE 0x1BE8
|
|
#define USB3_DP_QSERDES_RXB_CDR_LOCK_ON_EDGE_DURATION 0x1BEC
|
|
#define USB3_DP_QSERDES_RXB_CDR_LOCK_ON_EDGE_THRESH 0x1BF0
|
|
#define USB3_DP_QSERDES_RXB_RX_ADAPTOR_CNTRL 0x1BF4
|
|
#define USB3_DP_QSERDES_RXB_SIGDET_CAL_TRIM 0x1BF8
|
|
#define USB3_DP_QSERDES_RXB_CAL_POST_WRAP 0x1BFC
|
|
|
|
/* Module: USB3_DP_PHY_USB3_PCS_MISC_USB3_PCS_MISC_USB3_PCS_MISC */
|
|
#define USB3_DP_PCS_MISC_TYPEC_CTRL 0x1C00
|
|
#define USB3_DP_PCS_MISC_TYPEC_PWRDN_CTRL 0x1C04
|
|
#define USB3_DP_PCS_MISC_PCS_MISC_CONFIG1 0x1C08
|
|
#define USB3_DP_PCS_MISC_CLAMP_ENABLE 0x1C0C
|
|
#define USB3_DP_PCS_MISC_TYPEC_STATUS 0x1C10
|
|
#define USB3_DP_PCS_MISC_PLACEHOLDER_STATUS 0x1C14
|
|
|
|
/* Module: USB3_DP_PHY_USB3_PCS_LN_USB3_PCS_LN_USB3_PCS_LANE */
|
|
#define USB3_DP_PCS_LN_PCS_STATUS1 0x1D00
|
|
#define USB3_DP_PCS_LN_PCS_STATUS2 0x1D04
|
|
#define USB3_DP_PCS_LN_PCS_STATUS2_CLEAR 0x1D08
|
|
#define USB3_DP_PCS_LN_PCS_STATUS3 0x1D0C
|
|
#define USB3_DP_PCS_LN_BIST_CHK_ERR_CNT_L_STATUS 0x1D10
|
|
#define USB3_DP_PCS_LN_BIST_CHK_ERR_CNT_H_STATUS 0x1D14
|
|
#define USB3_DP_PCS_LN_BIST_CHK_STATUS 0x1D18
|
|
#define USB3_DP_PCS_LN_INSIG_SW_CTRL1 0x1D1C
|
|
#define USB3_DP_PCS_LN_INSIG_MX_CTRL1 0x1D20
|
|
#define USB3_DP_PCS_LN_OUTSIG_SW_CTRL1 0x1D24
|
|
#define USB3_DP_PCS_LN_OUTSIG_MX_CTRL1 0x1D28
|
|
#define USB3_DP_PCS_LN_TEST_CONTROL1 0x1D2C
|
|
#define USB3_DP_PCS_LN_BIST_CTRL 0x1D30
|
|
#define USB3_DP_PCS_LN_PRBS_SEED0 0x1D34
|
|
#define USB3_DP_PCS_LN_PRBS_SEED1 0x1D38
|
|
#define USB3_DP_PCS_LN_FIXED_PAT_CTRL 0x1D3C
|
|
#define USB3_DP_PCS_LN_EQ_CONFIG 0x1D40
|
|
#define USB3_DP_PCS_LN_TEST_CONTROL2 0x1D44
|
|
#define USB3_DP_PCS_LN_TEST_CONTROL3 0x1D48
|
|
|
|
/* Module: USB3_DP_PHY_USB3_PCS_USB3_PCS_USB3_PCS */
|
|
#define USB3_DP_PCS_SW_RESET 0x1E00
|
|
#define USB3_DP_PCS_REVISION_ID0 0x1E04
|
|
#define USB3_DP_PCS_REVISION_ID1 0x1E08
|
|
#define USB3_DP_PCS_REVISION_ID2 0x1E0C
|
|
#define USB3_DP_PCS_REVISION_ID3 0x1E10
|
|
#define USB3_DP_PCS_PCS_STATUS1 0x1E14
|
|
#define USB3_DP_PCS_PCS_STATUS2 0x1E18
|
|
#define USB3_DP_PCS_PCS_STATUS3 0x1E1C
|
|
#define USB3_DP_PCS_PCS_STATUS4 0x1E20
|
|
#define USB3_DP_PCS_PCS_STATUS5 0x1E24
|
|
#define USB3_DP_PCS_PCS_STATUS6 0x1E28
|
|
#define USB3_DP_PCS_PCS_STATUS7 0x1E2C
|
|
#define USB3_DP_PCS_DEBUG_BUS_0_STATUS 0x1E30
|
|
#define USB3_DP_PCS_DEBUG_BUS_1_STATUS 0x1E34
|
|
#define USB3_DP_PCS_DEBUG_BUS_2_STATUS 0x1E38
|
|
#define USB3_DP_PCS_DEBUG_BUS_3_STATUS 0x1E3C
|
|
#define USB3_DP_PCS_POWER_DOWN_CONTROL 0x1E40
|
|
#define USB3_DP_PCS_START_CONTROL 0x1E44
|
|
#define USB3_DP_PCS_INSIG_SW_CTRL1 0x1E48
|
|
#define USB3_DP_PCS_INSIG_SW_CTRL2 0x1E4C
|
|
#define USB3_DP_PCS_INSIG_SW_CTRL3 0x1E50
|
|
#define USB3_DP_PCS_INSIG_SW_CTRL4 0x1E54
|
|
#define USB3_DP_PCS_INSIG_SW_CTRL5 0x1E58
|
|
#define USB3_DP_PCS_INSIG_SW_CTRL6 0x1E5C
|
|
#define USB3_DP_PCS_INSIG_SW_CTRL7 0x1E60
|
|
#define USB3_DP_PCS_INSIG_SW_CTRL8 0x1E64
|
|
#define USB3_DP_PCS_INSIG_MX_CTRL1 0x1E68
|
|
#define USB3_DP_PCS_INSIG_MX_CTRL2 0x1E6C
|
|
#define USB3_DP_PCS_INSIG_MX_CTRL3 0x1E70
|
|
#define USB3_DP_PCS_INSIG_MX_CTRL4 0x1E74
|
|
#define USB3_DP_PCS_INSIG_MX_CTRL5 0x1E78
|
|
#define USB3_DP_PCS_INSIG_MX_CTRL7 0x1E7C
|
|
#define USB3_DP_PCS_INSIG_MX_CTRL8 0x1E80
|
|
#define USB3_DP_PCS_OUTSIG_SW_CTRL1 0x1E84
|
|
#define USB3_DP_PCS_OUTSIG_MX_CTRL1 0x1E88
|
|
#define USB3_DP_PCS_CLAMP_ENABLE 0x1E8C
|
|
#define USB3_DP_PCS_POWER_STATE_CONFIG1 0x1E90
|
|
#define USB3_DP_PCS_POWER_STATE_CONFIG2 0x1E94
|
|
#define USB3_DP_PCS_FLL_CNTRL1 0x1E98
|
|
#define USB3_DP_PCS_FLL_CNTRL2 0x1E9C
|
|
#define USB3_DP_PCS_FLL_CNT_VAL_L 0x1EA0
|
|
#define USB3_DP_PCS_FLL_CNT_VAL_H_TOL 0x1EA4
|
|
#define USB3_DP_PCS_FLL_MAN_CODE 0x1EA8
|
|
#define USB3_DP_PCS_TEST_CONTROL1 0x1EAC
|
|
#define USB3_DP_PCS_TEST_CONTROL2 0x1EB0
|
|
#define USB3_DP_PCS_TEST_CONTROL3 0x1EB4
|
|
#define USB3_DP_PCS_TEST_CONTROL4 0x1EB8
|
|
#define USB3_DP_PCS_TEST_CONTROL5 0x1EBC
|
|
#define USB3_DP_PCS_TEST_CONTROL6 0x1EC0
|
|
#define USB3_DP_PCS_LOCK_DETECT_CONFIG1 0x1EC4
|
|
#define USB3_DP_PCS_LOCK_DETECT_CONFIG2 0x1EC8
|
|
#define USB3_DP_PCS_LOCK_DETECT_CONFIG3 0x1ECC
|
|
#define USB3_DP_PCS_LOCK_DETECT_CONFIG4 0x1ED0
|
|
#define USB3_DP_PCS_LOCK_DETECT_CONFIG5 0x1ED4
|
|
#define USB3_DP_PCS_LOCK_DETECT_CONFIG6 0x1ED8
|
|
#define USB3_DP_PCS_REFGEN_REQ_CONFIG1 0x1EDC
|
|
#define USB3_DP_PCS_REFGEN_REQ_CONFIG2 0x1EE0
|
|
#define USB3_DP_PCS_REFGEN_REQ_CONFIG3 0x1EE4
|
|
#define USB3_DP_PCS_BIST_CTRL 0x1EE8
|
|
#define USB3_DP_PCS_PRBS_POLY0 0x1EEC
|
|
#define USB3_DP_PCS_PRBS_POLY1 0x1EF0
|
|
#define USB3_DP_PCS_FIXED_PAT0 0x1EF4
|
|
#define USB3_DP_PCS_FIXED_PAT1 0x1EF8
|
|
#define USB3_DP_PCS_FIXED_PAT2 0x1EFC
|
|
#define USB3_DP_PCS_FIXED_PAT3 0x1F00
|
|
#define USB3_DP_PCS_FIXED_PAT4 0x1F04
|
|
#define USB3_DP_PCS_FIXED_PAT5 0x1F08
|
|
#define USB3_DP_PCS_FIXED_PAT6 0x1F0C
|
|
#define USB3_DP_PCS_FIXED_PAT7 0x1F10
|
|
#define USB3_DP_PCS_FIXED_PAT8 0x1F14
|
|
#define USB3_DP_PCS_FIXED_PAT9 0x1F18
|
|
#define USB3_DP_PCS_FIXED_PAT10 0x1F1C
|
|
#define USB3_DP_PCS_FIXED_PAT11 0x1F20
|
|
#define USB3_DP_PCS_FIXED_PAT12 0x1F24
|
|
#define USB3_DP_PCS_FIXED_PAT13 0x1F28
|
|
#define USB3_DP_PCS_FIXED_PAT14 0x1F2C
|
|
#define USB3_DP_PCS_FIXED_PAT15 0x1F30
|
|
#define USB3_DP_PCS_TXMGN_CONFIG 0x1F34
|
|
#define USB3_DP_PCS_G12S1_TXMGN_V0 0x1F38
|
|
#define USB3_DP_PCS_G12S1_TXMGN_V1 0x1F3C
|
|
#define USB3_DP_PCS_G12S1_TXMGN_V2 0x1F40
|
|
#define USB3_DP_PCS_G12S1_TXMGN_V3 0x1F44
|
|
#define USB3_DP_PCS_G12S1_TXMGN_V4 0x1F48
|
|
#define USB3_DP_PCS_G12S1_TXMGN_V0_RS 0x1F4C
|
|
#define USB3_DP_PCS_G12S1_TXMGN_V1_RS 0x1F50
|
|
#define USB3_DP_PCS_G12S1_TXMGN_V2_RS 0x1F54
|
|
#define USB3_DP_PCS_G12S1_TXMGN_V3_RS 0x1F58
|
|
#define USB3_DP_PCS_G12S1_TXMGN_V4_RS 0x1F5C
|
|
#define USB3_DP_PCS_G3S2_TXMGN_MAIN 0x1F60
|
|
#define USB3_DP_PCS_G3S2_TXMGN_MAIN_RS 0x1F64
|
|
#define USB3_DP_PCS_G12S1_TXDEEMPH_M6DB 0x1F68
|
|
#define USB3_DP_PCS_G12S1_TXDEEMPH_M3P5DB 0x1F6C
|
|
#define USB3_DP_PCS_G3S2_PRE_GAIN 0x1F70
|
|
#define USB3_DP_PCS_G3S2_POST_GAIN 0x1F74
|
|
#define USB3_DP_PCS_G3S2_PRE_POST_OFFSET 0x1F78
|
|
#define USB3_DP_PCS_G3S2_PRE_GAIN_RS 0x1F7C
|
|
#define USB3_DP_PCS_G3S2_POST_GAIN_RS 0x1F80
|
|
#define USB3_DP_PCS_G3S2_PRE_POST_OFFSET_RS 0x1F84
|
|
#define USB3_DP_PCS_RX_SIGDET_LVL 0x1F88
|
|
#define USB3_DP_PCS_RX_SIGDET_DTCT_CNTRL 0x1F8C
|
|
#define USB3_DP_PCS_RCVR_DTCT_DLY_P1U2_L 0x1F90
|
|
#define USB3_DP_PCS_RCVR_DTCT_DLY_P1U2_H 0x1F94
|
|
#define USB3_DP_PCS_RATE_SLEW_CNTRL1 0x1F98
|
|
#define USB3_DP_PCS_RATE_SLEW_CNTRL2 0x1F9C
|
|
#define USB3_DP_PCS_PWRUP_RESET_DLY_TIME_AUXCLK 0x1FA0
|
|
#define USB3_DP_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_L 0x1FA4
|
|
#define USB3_DP_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_H 0x1FA8
|
|
#define USB3_DP_PCS_TSYNC_RSYNC_TIME 0x1FAC
|
|
#define USB3_DP_PCS_CDR_RESET_TIME 0x1FB0
|
|
#define USB3_DP_PCS_TSYNC_DLY_TIME 0x1FB4
|
|
#define USB3_DP_PCS_ELECIDLE_DLY_SEL 0x1FB8
|
|
#define USB3_DP_PCS_CMN_ACK_OUT_SEL 0x1FBC
|
|
#define USB3_DP_PCS_ALIGN_DETECT_CONFIG1 0x1FC0
|
|
#define USB3_DP_PCS_ALIGN_DETECT_CONFIG2 0x1FC4
|
|
#define USB3_DP_PCS_ALIGN_DETECT_CONFIG3 0x1FC8
|
|
#define USB3_DP_PCS_ALIGN_DETECT_CONFIG4 0x1FCC
|
|
#define USB3_DP_PCS_PCS_TX_RX_CONFIG 0x1FD0
|
|
#define USB3_DP_PCS_RX_IDLE_DTCT_CNTRL 0x1FD4
|
|
#define USB3_DP_PCS_RX_DCC_CAL_CONFIG 0x1FD8
|
|
#define USB3_DP_PCS_EQ_CONFIG1 0x1FDC
|
|
#define USB3_DP_PCS_EQ_CONFIG2 0x1FE0
|
|
#define USB3_DP_PCS_EQ_CONFIG3 0x1FE4
|
|
#define USB3_DP_PCS_EQ_CONFIG4 0x1FE8
|
|
#define USB3_DP_PCS_EQ_CONFIG5 0x1FEC
|
|
|
|
/* Module: USB3_DP_PHY_USB3_PCS_AON_USB3_PCS_AON_USB3_PCS_AON */
|
|
#define USB3_DP_PCS_AON_CLAMP_ENABLE 0x2000
|
|
|
|
/* Module: USB3_DP_PHY_USB3_PCS_USB3_USB3_PCS_USB3_USB3_PCS_USB3 */
|
|
#define USB3_DP_PCS_USB3_POWER_STATE_CONFIG1 0x2100
|
|
#define USB3_DP_PCS_USB3_AUTONOMOUS_MODE_STATUS 0x2104
|
|
#define USB3_DP_PCS_USB3_AUTONOMOUS_MODE_CTRL 0x2108
|
|
#define USB3_DP_PCS_USB3_AUTONOMOUS_MODE_CTRL2 0x210C
|
|
#define USB3_DP_PCS_USB3_LFPS_RXTERM_IRQ_SOURCE_STATUS 0x2110
|
|
#define USB3_DP_PCS_USB3_LFPS_RXTERM_IRQ_CLEAR 0x2114
|
|
#define USB3_DP_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL 0x2118
|
|
#define USB3_DP_PCS_USB3_LFPS_TX_ECSTART 0x211C
|
|
#define USB3_DP_PCS_USB3_LFPS_PER_TIMER_VAL 0x2120
|
|
#define USB3_DP_PCS_USB3_LFPS_TX_END_CNT_U3_START 0x2124
|
|
#define USB3_DP_PCS_USB3_LFPS_CONFIG1 0x2128
|
|
#define USB3_DP_PCS_USB3_RXEQTRAINING_LOCK_TIME 0x212C
|
|
#define USB3_DP_PCS_USB3_RXEQTRAINING_WAIT_TIME 0x2130
|
|
#define USB3_DP_PCS_USB3_RXEQTRAINING_CTLE_TIME 0x2134
|
|
#define USB3_DP_PCS_USB3_RXEQTRAINING_WAIT_TIME_S2 0x2138
|
|
#define USB3_DP_PCS_USB3_RXEQTRAINING_DFE_TIME_S2 0x213C
|
|
#define USB3_DP_PCS_USB3_RCVR_DTCT_DLY_U3_L 0x2140
|
|
#define USB3_DP_PCS_USB3_RCVR_DTCT_DLY_U3_H 0x2144
|
|
#define USB3_DP_PCS_USB3_ARCVR_DTCT_EN_PERIOD 0x2148
|
|
#define USB3_DP_PCS_USB3_ARCVR_DTCT_CM_DLY 0x214C
|
|
#define USB3_DP_PCS_USB3_TXONESZEROS_RUN_LENGTH 0x2150
|
|
#define USB3_DP_PCS_USB3_ALFPS_DEGLITCH_VAL 0x2154
|
|
#define USB3_DP_PCS_USB3_SIGDET_STARTUP_TIMER_VAL 0x2158
|
|
#define USB3_DP_PCS_USB3_TEST_CONTROL 0x215C
|
|
#define USB3_DP_PCS_USB3_RXTERMINATION_DLY_SEL 0x2160
|
|
#define USB3_DP_PCS_USB3_POWER_STATE_CONFIG2 0x2164
|
|
#define USB3_DP_PCS_USB3_POWER_STATE_CONFIG3 0x2168
|
|
#define USB3_DP_PCS_USB3_POWER_STATE_CONFIG4 0x216C
|
|
|
|
#endif /* _DT_BINDINGS_PHY_QCOM_3NM_QMP_COMBO_USB_H */
|
|
|