113 lines
3.3 KiB
C
Executable File
113 lines
3.3 KiB
C
Executable File
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
|
|
/*
|
|
* Copyright (c) 2022-2024 Qualcomm Innovation Center, Inc. All rights reserved.
|
|
*/
|
|
|
|
#ifndef __DT_BINDINGS_INTERCONNECT_QCOM_MONACO_H
|
|
#define __DT_BINDINGS_INTERCONNECT_QCOM_MONACO_H
|
|
|
|
#define MASTER_AMPSS_M0 0
|
|
#define MASTER_SNOC_BIMC_RT 1
|
|
#define MASTER_SNOC_BIMC_NRT 2
|
|
#define SNOC_BIMC_MAS 3
|
|
#define MASTER_GRAPHICS_3D 4
|
|
#define MASTER_TCU_0 5
|
|
#define MASTER_QUP_CORE_0 6
|
|
#define MASTER_CRYPTO_CORE0 7
|
|
#define SNOC_CNOC_MAS 8
|
|
#define MASTER_QDSS_DAP 9
|
|
#define MASTER_CAMNOC_SF 10
|
|
#define MASTER_VIDEO_P0 11
|
|
#define MASTER_VIDEO_PROC 12
|
|
#define MASTER_CAMNOC_HF 13
|
|
#define MASTER_MDP_PORT0 14
|
|
#define MASTER_SNOC_CFG 15
|
|
#define MASTER_TIC 16
|
|
#define MASTER_ANOC_SNOC 17
|
|
#define BIMC_SNOC_MAS 18
|
|
#define MASTER_PIMEM 19
|
|
#define MASTER_QDSS_BAM 20
|
|
#define MASTER_QUP_0 21
|
|
#define CNOC_SNOC_MAS 22
|
|
#define MASTER_IPA 23
|
|
#define MASTER_QDSS_ETR 24
|
|
#define MASTER_SDCC_1 25
|
|
#define MASTER_SDCC_2 26
|
|
#define MASTER_USB3 27
|
|
#define MASTER_CAMNOC_SF_SNOC 28
|
|
#define MASTER_CAMNOC_HF_SNOC 29
|
|
#define MASTER_MDP_PORT0_SNOC 30
|
|
#define MASTER_VIDEO_P0_SNOC 31
|
|
#define MASTER_VIDEO_PROC_SNOC 32
|
|
#define MASTER_SNOC_RT 33
|
|
#define MASTER_SNOC_NRT 34
|
|
#define SLAVE_EBI_CH0 512
|
|
#define BIMC_SNOC_SLV 513
|
|
#define SLAVE_QUP_CORE_0 514
|
|
#define SLAVE_AHB2PHY_USB 515
|
|
#define SLAVE_BIMC_CFG 516
|
|
#define SLAVE_BOOT_ROM 517
|
|
#define SLAVE_CAMERA_NRT_THROTTLE_CFG 518
|
|
#define SLAVE_CAMERA_RT_THROTTLE_CFG 519
|
|
#define SLAVE_CAMERA_CFG 520
|
|
#define SLAVE_CLK_CTL 521
|
|
#define SLAVE_RBCPR_CX_CFG 522
|
|
#define SLAVE_RBCPR_MXA_CFG 523
|
|
#define SLAVE_RBCPR_MXC_CFG 524
|
|
#define SLAVE_CRYPTO_0_CFG 525
|
|
#define SLAVE_DCC_CFG 526
|
|
#define SLAVE_DDR_PHY_CFG 527
|
|
#define SLAVE_DDR_SS_CFG 528
|
|
#define SLAVE_DDRSS_THROTTLE_CFG 529
|
|
#define SLAVE_DISPLAY_CFG 530
|
|
#define SLAVE_DISPLAY_THROTTLE_CFG 531
|
|
#define SLAVE_GPU_CFG 532
|
|
#define SLAVE_HWKM 533
|
|
#define SLAVE_IMEM_CFG 534
|
|
#define SLAVE_IPA_CFG 535
|
|
#define SLAVE_LPASS 536
|
|
#define SLAVE_MAPSS 537
|
|
#define SLAVE_MDSP_MPU_CFG 538
|
|
#define SLAVE_MESSAGE_RAM 539
|
|
#define SLAVE_CNOC_MSS 540
|
|
#define SLAVE_PDM 541
|
|
#define SLAVE_PIMEM_CFG 542
|
|
#define SLAVE_PKA_WRAPPER_CFG 543
|
|
#define SLAVE_PMIC_ARB 544
|
|
#define SLAVE_QDSS_CFG 545
|
|
#define SLAVE_QM_CFG 546
|
|
#define SLAVE_QM_MPU_CFG 547
|
|
#define SLAVE_QUP_0 548
|
|
#define SLAVE_RPM 549
|
|
#define SLAVE_SDCC_1 550
|
|
#define SLAVE_SDCC_2 551
|
|
#define SLAVE_SECURITY 552
|
|
#define SLAVE_SNOC_CFG 553
|
|
#define SLAVE_TCSR 554
|
|
#define SLAVE_TLMM 555
|
|
#define SLAVE_USB3 556
|
|
#define SLAVE_VENUS_CFG 557
|
|
#define SLAVE_VENUS_THROTTLE_CFG 558
|
|
#define SLAVE_VSENSE_CTRL_CFG 559
|
|
#define CNOC_SNOC_SLV 560
|
|
#define SLAVE_TCU 561
|
|
#define SLAVE_SNOC_BIMC_NRT 562
|
|
#define SLAVE_SNOC_BIMC_RT 563
|
|
#define SLAVE_APPSS 564
|
|
#define SNOC_CNOC_SLV 565
|
|
#define SLAVE_OCIMEM 566
|
|
#define SLAVE_PIMEM 567
|
|
#define SNOC_BIMC_SLV 568
|
|
#define SLAVE_SERVICE_SNOC 569
|
|
#define SLAVE_QDSS_STM 570
|
|
#define SLAVE_ANOC_SNOC 571
|
|
#define SLAVE_CAMNOC_HF_SNOC 572
|
|
#define SLAVE_MDP_PORT0_SNOC 573
|
|
#define SLAVE_CAMNOC_SF_SNOC 574
|
|
#define SLAVE_VIDEO_P0_SNOC 575
|
|
#define SLAVE_VIDEO_PROC_SNOC 576
|
|
#define SLAVE_SNOC_RT 577
|
|
#define SLAVE_SNOC_NRT 578
|
|
|
|
#endif
|