234 lines
6.5 KiB
C
Executable File
234 lines
6.5 KiB
C
Executable File
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* Copyright (c) 2017-2020, The Linux Foundation. All rights reserved.
|
|
* Copyright (c) 2022-2024, Qualcomm Innovation Center, Inc. All rights reserved.
|
|
*/
|
|
|
|
#include <asm/arch_timer.h>
|
|
#include <linux/sched/clock.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/module.h>
|
|
#include "tsens2xxx.h"
|
|
|
|
|
|
/* debug defines */
|
|
#define TSENS_DBG_BUS_ID_0 0
|
|
#define TSENS_DBG_BUS_ID_1 1
|
|
#define TSENS_DBG_BUS_ID_2 2
|
|
#define TSENS_DBG_BUS_ID_15 15
|
|
#define TSENS_DEBUG_LOOP_COUNT_ID_0 2
|
|
#define TSENS_DEBUG_LOOP_COUNT 5
|
|
#define TSENS_DEBUG_STATUS_REG_START 10
|
|
#define TSENS_DEBUG_OFFSET_RANGE 16
|
|
#define TSENS_DEBUG_OFFSET_WORD1 0x4
|
|
#define TSENS_DEBUG_OFFSET_WORD2 0x8
|
|
#define TSENS_DEBUG_OFFSET_WORD3 0xc
|
|
#define TSENS_DEBUG_OFFSET_ROW 0x10
|
|
#define TSENS_DEBUG_DECIDEGC -950
|
|
#define TSENS_DEBUG_CYCLE_MS 64
|
|
#define TSENS_DEBUG_POLL_MS 200
|
|
#define TSENS_DEBUG_BUS_ID2_MIN_CYCLE 50
|
|
#define TSENS_DEBUG_BUS_ID2_MAX_CYCLE 51
|
|
#define TSENS_DEBUG_ID_MASK_1_4 0xffffffe1
|
|
#define DEBUG_SIZE 10
|
|
|
|
#define TSENS_DEBUG_CONTROL(n) ((n) + 0x130)
|
|
#define TSENS_DEBUG_DATA(n) ((n) + 0x134)
|
|
|
|
struct tsens_dbg_func {
|
|
int (*dbg_func)(struct tsens_device *data, u32 id, u32 dbg_type,
|
|
int *temp);
|
|
};
|
|
|
|
static int tsens_dbg_log_temp_reads(struct tsens_device *data, u32 id,
|
|
u32 dbg_type, int *temp)
|
|
{
|
|
struct tsens_sensor *sensor;
|
|
struct tsens_device *tmdev = NULL;
|
|
u32 idx = 0;
|
|
|
|
if (!data)
|
|
return -EINVAL;
|
|
|
|
pr_debug("%d %d\n", id, dbg_type);
|
|
tmdev = data;
|
|
sensor = &tmdev->sensor[id];
|
|
idx = tmdev->tsens_dbg.sensor_dbg_info[sensor->hw_id].idx;
|
|
tmdev->tsens_dbg.sensor_dbg_info[sensor->hw_id].temp[idx%10] = *temp;
|
|
tmdev->tsens_dbg.sensor_dbg_info[sensor->hw_id].time_stmp[idx%10] =
|
|
sched_clock();
|
|
idx++;
|
|
tmdev->tsens_dbg.sensor_dbg_info[sensor->hw_id].idx = idx;
|
|
|
|
TSENS_DBG(tmdev, "Sensor_id: %d temp: %d\n", id, *temp);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int tsens_dbg_log_interrupt_timestamp(struct tsens_device *data,
|
|
u32 id, u32 dbg_type, int *val)
|
|
{
|
|
struct tsens_device *tmdev = NULL;
|
|
u32 idx = 0;
|
|
|
|
if (!data)
|
|
return -EINVAL;
|
|
|
|
pr_debug("%d %d\n", id, dbg_type);
|
|
tmdev = data;
|
|
/* debug */
|
|
idx = tmdev->tsens_dbg.irq_idx;
|
|
tmdev->tsens_dbg.irq_time_stmp[idx%10] =
|
|
sched_clock();
|
|
tmdev->tsens_dbg.irq_idx++;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int tsens_dbg_log_bus_id_data(struct tsens_device *data,
|
|
u32 id, u32 dbg_type, int *val)
|
|
{
|
|
struct tsens_device *tmdev = NULL;
|
|
u32 loop = 0, i = 0;
|
|
uint32_t r1, r2, r3, r4, offset = 0;
|
|
unsigned int debug_dump;
|
|
unsigned int debug_id = 0, cntrl_id = 0;
|
|
void __iomem *srot_addr;
|
|
void __iomem *controller_id_addr;
|
|
void __iomem *debug_id_addr;
|
|
void __iomem *debug_data_addr;
|
|
|
|
if (!data)
|
|
return -EINVAL;
|
|
|
|
pr_debug("%d %d\n", id, dbg_type);
|
|
tmdev = data;
|
|
controller_id_addr = TSENS_CONTROLLER_ID(tmdev->tsens_tm_addr);
|
|
debug_id_addr = TSENS_DEBUG_CONTROL(tmdev->tsens_tm_addr);
|
|
debug_data_addr = TSENS_DEBUG_DATA(tmdev->tsens_tm_addr);
|
|
srot_addr = TSENS_CTRL_ADDR(tmdev->tsens_srot_addr);
|
|
|
|
cntrl_id = readl_relaxed(controller_id_addr);
|
|
TSENS_DUMP(tmdev, "TSENS Controller_id: 0x%x\n", cntrl_id);
|
|
|
|
loop = 0;
|
|
i = 0;
|
|
debug_id = readl_relaxed(debug_id_addr);
|
|
writel_relaxed((debug_id | (i << 1) | 1),
|
|
TSENS_DEBUG_CONTROL(tmdev->tsens_tm_addr));
|
|
while (loop < TSENS_DEBUG_LOOP_COUNT_ID_0) {
|
|
debug_dump = readl_relaxed(debug_data_addr);
|
|
r1 = readl_relaxed(debug_data_addr);
|
|
r2 = readl_relaxed(debug_data_addr);
|
|
r3 = readl_relaxed(debug_data_addr);
|
|
r4 = readl_relaxed(debug_data_addr);
|
|
|
|
TSENS_DUMP(tmdev,
|
|
"ctl:%d, bus-id:%d val:0x%x, 0x%x, 0x%x, 0x%x, 0x%x\n",
|
|
cntrl_id, i, debug_dump, r1, r2, r3, r4);
|
|
|
|
loop++;
|
|
}
|
|
|
|
for (i = TSENS_DBG_BUS_ID_1; i <= TSENS_DBG_BUS_ID_15; i++) {
|
|
loop = 0;
|
|
debug_id = readl_relaxed(debug_id_addr);
|
|
debug_id = debug_id & TSENS_DEBUG_ID_MASK_1_4;
|
|
writel_relaxed((debug_id | (i << 1) | 1),
|
|
TSENS_DEBUG_CONTROL(tmdev->tsens_tm_addr));
|
|
while (loop < TSENS_DEBUG_LOOP_COUNT) {
|
|
debug_dump = readl_relaxed(debug_data_addr);
|
|
TSENS_DUMP(tmdev,
|
|
"cntrl:%d, bus-id:%d with value: 0x%x\n",
|
|
cntrl_id, i, debug_dump);
|
|
if (i == TSENS_DBG_BUS_ID_2)
|
|
usleep_range(
|
|
TSENS_DEBUG_BUS_ID2_MIN_CYCLE,
|
|
TSENS_DEBUG_BUS_ID2_MAX_CYCLE);
|
|
loop++;
|
|
}
|
|
}
|
|
|
|
TSENS_DUMP(tmdev, "Start of TSENS TM dump for ctr 0x%x\n",
|
|
cntrl_id);
|
|
|
|
for (i = 0; i < TSENS_DEBUG_OFFSET_RANGE; i++) {
|
|
r1 = readl_relaxed(controller_id_addr + offset);
|
|
r2 = readl_relaxed(controller_id_addr + (offset +
|
|
TSENS_DEBUG_OFFSET_WORD1));
|
|
r3 = readl_relaxed(controller_id_addr + (offset +
|
|
TSENS_DEBUG_OFFSET_WORD2));
|
|
r4 = readl_relaxed(controller_id_addr + (offset +
|
|
TSENS_DEBUG_OFFSET_WORD3));
|
|
|
|
TSENS_DUMP(tmdev,
|
|
"ctrl:%d:0x%08x 0x%08x 0x%08x 0x%08x 0x%08x\n",
|
|
cntrl_id, offset, r1, r2, r3, r4);
|
|
|
|
offset += TSENS_DEBUG_OFFSET_ROW;
|
|
}
|
|
|
|
offset = 0;
|
|
TSENS_DUMP(tmdev, "Start of TSENS SROT dump for ctr 0x%x\n",
|
|
cntrl_id);
|
|
for (i = 0; i < TSENS_DEBUG_OFFSET_RANGE; i++) {
|
|
r1 = readl_relaxed(srot_addr + offset);
|
|
r2 = readl_relaxed(srot_addr + (offset +
|
|
TSENS_DEBUG_OFFSET_WORD1));
|
|
r3 = readl_relaxed(srot_addr + (offset +
|
|
TSENS_DEBUG_OFFSET_WORD2));
|
|
r4 = readl_relaxed(srot_addr + (offset +
|
|
TSENS_DEBUG_OFFSET_WORD3));
|
|
|
|
TSENS_DUMP(tmdev,
|
|
"ctrl:%d:0x%08x 0x%08x 0x%08x 0x%08x 0x%08x\n",
|
|
cntrl_id, offset, r1, r2, r3, r4);
|
|
offset += TSENS_DEBUG_OFFSET_ROW;
|
|
}
|
|
|
|
loop = 0;
|
|
while (loop < TSENS_DEBUG_LOOP_COUNT) {
|
|
offset = TSENS_DEBUG_OFFSET_ROW *
|
|
TSENS_DEBUG_STATUS_REG_START;
|
|
TSENS_DUMP(tmdev, "Start of TSENS TM dump %d\n",
|
|
loop);
|
|
/* Limited dump of the registers for the temperature */
|
|
for (i = 0; i < TSENS_DEBUG_LOOP_COUNT; i++) {
|
|
r1 = readl_relaxed(controller_id_addr + offset);
|
|
r2 = readl_relaxed(controller_id_addr +
|
|
(offset + TSENS_DEBUG_OFFSET_WORD1));
|
|
r3 = readl_relaxed(controller_id_addr +
|
|
(offset + TSENS_DEBUG_OFFSET_WORD2));
|
|
r4 = readl_relaxed(controller_id_addr +
|
|
(offset + TSENS_DEBUG_OFFSET_WORD3));
|
|
|
|
TSENS_DUMP(tmdev,
|
|
"ctrl:%d:0x%08x 0x%08x 0x%08x 0x%08x 0x%08x\n",
|
|
cntrl_id, offset, r1, r2, r3, r4);
|
|
offset += TSENS_DEBUG_OFFSET_ROW;
|
|
}
|
|
loop++;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static struct tsens_dbg_func dbg_arr[] = {
|
|
[TSENS_DBG_LOG_TEMP_READS] = {tsens_dbg_log_temp_reads},
|
|
[TSENS_DBG_LOG_INTERRUPT_TIMESTAMP] = {
|
|
tsens_dbg_log_interrupt_timestamp},
|
|
[TSENS_DBG_LOG_BUS_ID_DATA] = {tsens_dbg_log_bus_id_data},
|
|
};
|
|
|
|
int tsens2xxx_dbg(struct tsens_device *data, u32 id, u32 dbg_type, int *val)
|
|
{
|
|
if (dbg_type >= TSENS_DBG_LOG_MAX)
|
|
return -EINVAL;
|
|
|
|
dbg_arr[dbg_type].dbg_func(data, id, dbg_type, val);
|
|
|
|
return 0;
|
|
}
|
|
|
|
MODULE_LICENSE("GPL");
|