faa5a9179b
Reduce the buffer size from 32KB to 16KB and decrease the number of buffers submitting to the HW to 128 per pipe for effective utilization and memory optimization. Change-Id: I709141bd9083570bb18bba0ce13e86956fdfea4a Signed-off-by: Pavan Kumar M <quic_rpavan@quicinc.com>
22 lines
556 B
Plaintext
22 lines
556 B
Plaintext
// SPDX-License-Identifier: BSD-3-Clause
|
|
/*
|
|
* Copyright (c) 2024-2025 Qualcomm Innovation Center, Inc. All rights reserved.
|
|
*/
|
|
|
|
/dts-v1/;
|
|
/plugin/;
|
|
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
#include <dt-bindings/soc/qcom,ipcc.h>
|
|
#include <dt-bindings/interconnect/qcom,kera.h>
|
|
#include <dt-bindings/clock/qcom,gcc-kera.h>
|
|
#include <dt-bindings/clock/qcom,rpmh.h>
|
|
#include "kera-ipa.dtsi"
|
|
|
|
/ {
|
|
model = "Qualcomm Technologies, Inc. Kera SoC";
|
|
compatible = "qcom,kera";
|
|
qcom,board-id = <0 0>;
|
|
qcom,msm-id = <659 0x10000>, <686 0x10000>;
|
|
};
|