fdda8d4d4b
Remove the force-low-pwm-size property and add the mid-res-support property. PM6450 does not have support for 76.8Mhz clock source, but PM6450 has the same subtype which detects high resolution support. Add medium resolution support which removes 76.8Mhz support and uses the other 3 clock sources for its usage. Change-Id: I37a52126ff2d7538bca1cd036c83d7e78391acd3 Signed-off-by: Shilpa Suresh <quic_c_sbsure@quicinc.com>
177 lines
4.1 KiB
Plaintext
177 lines
4.1 KiB
Plaintext
// SPDX-License-Identifier: BSD-3-Clause
|
|
/*
|
|
* Copyright (c) 2024 Qualcomm Innovation Center, Inc. All rights reserved.
|
|
*/
|
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/input/input.h>
|
|
|
|
#include "parrot-pmic-overlay.dtsi"
|
|
#include "parrot-thermal-overlay.dtsi"
|
|
|
|
&soc {
|
|
gpio_keys {
|
|
compatible = "gpio-keys";
|
|
label = "gpio-keys";
|
|
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&key_vol_up_default>;
|
|
|
|
vol_up {
|
|
label = "volume_up";
|
|
gpios = <&pm6450_gpios 1 GPIO_ACTIVE_LOW>;
|
|
linux,input-type = <1>;
|
|
linux,code = <KEY_VOLUMEUP>;
|
|
gpio-key,wakeup;
|
|
debounce-interval = <15>;
|
|
linux,can-disable;
|
|
};
|
|
};
|
|
};
|
|
|
|
&pm6450_pwm_1 {
|
|
status = "ok";
|
|
qcom,mid-res-support;
|
|
};
|
|
|
|
&qupv3_se9_i2c {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
status = "ok";
|
|
qcom,i2c-touch-active = "novatek,NVT-ts";
|
|
|
|
novatek@62 {
|
|
reg = <0x62>;
|
|
|
|
compatible = "novatek,NVT-ts";
|
|
interrupt-parent = <&tlmm>;
|
|
interrupts = <13 0x2008>;
|
|
|
|
pinctrl-names = "pmx_ts_active","pmx_ts_suspend",
|
|
"pmx_ts_release";
|
|
|
|
pinctrl-0 = <&ts_active>;
|
|
pinctrl-1 = <&ts_int_suspend &ts_reset_suspend>;
|
|
pinctrl-2 = <&ts_release>;
|
|
|
|
novatek,reset-gpio = <&tlmm 12 0x00>;
|
|
novatek,irq-gpio = <&tlmm 13 0x2008>;
|
|
|
|
novatek,trusted-touch-mode = "vm_mode";
|
|
novatek,touch-environment = "pvm";
|
|
novatek,trusted-touch-spi-irq = <566>;
|
|
novatek,trusted-touch-io-bases = <0xa8c000 0xa10000>;
|
|
novatek,trusted-touch-io-sizes = <0x1000 0x4000>;
|
|
novatek,trusted-touch-vm-gpio-list = <&tlmm 10 0 &tlmm 11 0
|
|
&tlmm 12 0 &tlmm 13 0x2008>;
|
|
};
|
|
|
|
focaltech@38 {
|
|
status = "disabled";
|
|
reg = <0x38>;
|
|
|
|
interrupt-parent = <&tlmm>;
|
|
interrupts = <13 0x2008>;
|
|
focaltech,reset-gpio = <&tlmm 12 0x00>;
|
|
focaltech,irq-gpio = <&tlmm 13 0x2008>;
|
|
focaltech,display-coords = <0 0 1080 2408>;
|
|
focaltech,max-touch-number = <5>;
|
|
focaltech,ic-type = <0x8726081C>;
|
|
focaltech,touch-type = "primary";
|
|
|
|
pinctrl-names = "pmx_ts_active","pmx_ts_suspend","pmx_ts_release";
|
|
pinctrl-0 = <&ts_active>;
|
|
pinctrl-1 = <&ts_int_suspend &ts_reset_suspend>;
|
|
pinctrl-2 = <&ts_release>;
|
|
};
|
|
};
|
|
|
|
&sdhc_1 {
|
|
status = "ok";
|
|
|
|
vdd-supply = <&L24B>;
|
|
qcom,vdd-current-level = <0 570000>;
|
|
|
|
vdd-io-supply = <&L19B>;
|
|
qcom,vdd-io-always-on;
|
|
qcom,vdd-io-lpm-sup;
|
|
qcom,vdd-io-current-level = <0 325000>;
|
|
|
|
pinctrl-names = "default", "sleep";
|
|
pinctrl-0 = <&sdc1_on>;
|
|
pinctrl-1 = <&sdc1_off>;
|
|
};
|
|
|
|
&sdhc_2 {
|
|
status = "ok";
|
|
|
|
vdd-supply = <&L9E>;
|
|
qcom,vdd-voltage-level = <2960000 2960000>;
|
|
qcom,vdd-current-level = <0 800000>;
|
|
|
|
vdd-io-supply = <&L6E>;
|
|
qcom,vdd-io-voltage-level = <1800000 2960000>;
|
|
qcom,vdd-io-current-level = <0 22000>;
|
|
|
|
pinctrl-names = "default", "sleep";
|
|
pinctrl-0 = <&sdc2_on>;
|
|
pinctrl-1 = <&sdc2_off>;
|
|
|
|
cd-gpios = <&tlmm 107 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
&ufsphy_mem {
|
|
compatible = "qcom,ufs-phy-qmp-v4-waipio";
|
|
|
|
vdda-phy-supply = <&L5B>;
|
|
vdda-pll-supply = <&L16B>;
|
|
vdda-phy-max-microamp = <140000>;
|
|
vdda-pll-max-microamp = <18300>;
|
|
|
|
status = "ok";
|
|
};
|
|
|
|
&ufshc_mem {
|
|
vdd-hba-supply = <&gcc_ufs_phy_gdsc>;
|
|
|
|
vcc-supply = <&L24B>;
|
|
vcc-max-microamp = <1200000>;
|
|
|
|
vccq-supply = <&L13B>;
|
|
vccq-max-microamp = <1200000>;
|
|
|
|
vccq2-supply = <&L19B>;
|
|
vccq2-max-microamp = <750000>;
|
|
|
|
qcom,vccq2-parent-supply = <&S8E>;
|
|
qcom,vccq2-parent-max-microamp = <210000>;
|
|
|
|
qcom,vddp-ref-clk-supply = <&L13B>;
|
|
qcom,vddp-ref-clk-max-microamp = <100>;
|
|
|
|
/*
|
|
* ufs-dev-types and nvmem entries are for ufs device
|
|
* identification using nvmem interface. Use number of
|
|
* ufs devices supported for ufs-dev-types, and nvmem handle
|
|
* added by pmic for sdam register.
|
|
*
|
|
* Default value taken by driver is bit[0] = 0 for 3.x and
|
|
* bit[0] = 1 for 2.x driver code takes this as default case.
|
|
*
|
|
* But Bit value to identify ufs device is not consistent
|
|
* across the targets it could be bit[0] = 0/1 for UFS2.x/3x
|
|
* and vice versa. If the bit[0] value is not same as default
|
|
* value used in driver and if its reverted then use flag
|
|
* qcom,ufs-dev-revert to identify ufs device.
|
|
*/
|
|
ufs-dev-types = <2>;
|
|
nvmem-cells = <&ufs_dev>, <&boot_config>;
|
|
nvmem-cell-names = "ufs_dev", "boot_conf";
|
|
|
|
boot_device_type = <0x0>;
|
|
non-removable;
|
|
|
|
status = "ok";
|
|
};
|