d0dd9b24bc
The high speed phy is required for USB to support HS usecases. Add eusb node on tuna which includes the necessary resources for the eusb phy to work. Additional: Added interrupts for tuna. Change-Id: Ifa3484bd52f876804b455e46a67a3b7b28fc663d Signed-off-by: Uttkarsh Aggarwal <quic_uaggarwa@quicinc.com>
103 lines
2.6 KiB
Plaintext
103 lines
2.6 KiB
Plaintext
// SPDX-License-Identifier: BSD-3-Clause
|
|
/*
|
|
* Copyright (c) 2024 Qualcomm Innovation Center, Inc. All rights reserved.
|
|
*/
|
|
|
|
#include <dt-bindings/clock/qcom,gcc-tuna.h>
|
|
#include <dt-bindings/phy/qcom,usb3-4nm-qmp-combo.h>
|
|
|
|
&soc {
|
|
usb0: ssusb@a600000 {
|
|
compatible = "qcom,dwc-usb3-msm";
|
|
reg = <0xa600000 0x100000>;
|
|
reg-names = "core_base";
|
|
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
ranges;
|
|
|
|
USB3_GDSC-supply = <&gcc_usb30_prim_gdsc>;
|
|
clocks = <&gcc GCC_USB30_PRIM_MASTER_CLK>,
|
|
<&gcc GCC_CFG_NOC_USB3_PRIM_AXI_CLK>,
|
|
<&gcc GCC_AGGRE_USB3_PRIM_AXI_CLK>,
|
|
<&gcc GCC_USB30_PRIM_MOCK_UTMI_CLK>,
|
|
<&gcc GCC_USB30_PRIM_SLEEP_CLK>;
|
|
clock-names = "core_clk", "iface_clk", "bus_aggr_clk",
|
|
"utmi_clk", "sleep_clk";
|
|
|
|
resets = <&gcc GCC_USB30_PRIM_BCR>;
|
|
reset-names = "core_reset";
|
|
|
|
interrupts-extended = <&intc GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH>,
|
|
<&pdc 14 IRQ_TYPE_EDGE_RISING>,
|
|
<&pdc 15 IRQ_TYPE_EDGE_RISING>,
|
|
<&pdc 17 IRQ_TYPE_LEVEL_HIGH>;
|
|
interrupt-names = "pwr_event_irq", "dp_hs_phy_irq",
|
|
"dm_hs_phy_irq", "ss_phy_irq";
|
|
|
|
qcom,use-pdc-interrupts;
|
|
qcom,use-eusb2-phy;
|
|
|
|
qcom,core-clk-rate = <200000000>;
|
|
qcom,core-clk-rate-hs = <66666667>;
|
|
qcom,core-clk-rate-disconnected = <133333333>;
|
|
|
|
dwc3_0: dwc3@a600000 {
|
|
compatible = "snps,dwc3";
|
|
reg = <0x0 0xa600000 0x0 0xd93c>;
|
|
|
|
iommus = <&apps_smmu 0x40 0x0>;
|
|
qcom,iommu-dma = "atomic";
|
|
memory-region = <&dwc3_mem_region>;
|
|
dma-coherent;
|
|
|
|
interrupts = <GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>;
|
|
usb-phy = <&eusb2_phy0>, <&usb_nop_phy>;
|
|
snps,disable-clk-gating;
|
|
snps,has-lpm-erratum;
|
|
snps,hird-threshold = /bits/ 8 <0x0>;
|
|
snps,is-utmi-l1-suspend;
|
|
snps,dis-u1-entry-quirk;
|
|
snps,dis-u2-entry-quirk;
|
|
snps,dis_u2_susphy_quirk;
|
|
snps,ssp-u3-u0-quirk;
|
|
tx-fifo-resize;
|
|
dr_mode = "otg";
|
|
maximum-speed = "super-speed-plus";
|
|
usb-role-switch;
|
|
};
|
|
};
|
|
|
|
dwc3_mem_region: dwc3_mem_region {
|
|
iommu-addresses = <&dwc3_0 0x0 0x0 0x0 0x90000000>,
|
|
<&dwc3_0 0x0 0xf0000000 0xffffffff 0x10000000>;
|
|
};
|
|
|
|
/* USB port related High Speed PHY */
|
|
eusb2_phy0: hsphy@88e3000 {
|
|
compatible = "qcom,usb-snps-eusb2-phy";
|
|
reg = <0x88e3000 0x154>,
|
|
<0x088e2000 0x4>,
|
|
<0x0c278000 0x4>;
|
|
reg-names = "eusb2_phy_base",
|
|
"eud_enable_reg",
|
|
"eud_detect_reg";
|
|
|
|
vdd-supply = <&L3B>;
|
|
qcom,vdd-voltage-level = <0 880000 880000>;
|
|
vdd_refgen-supply = <&L2B>;
|
|
|
|
clocks = <&rpmhcc RPMH_CXO_PAD_CLK>,
|
|
<&tcsrcc TCSR_USB2_CLKREF_EN>;
|
|
clock-names = "ref_clk_src", "ref_clk";
|
|
|
|
resets = <&gcc GCC_QUSB2PHY_PRIM_BCR>;
|
|
reset-names = "phy_reset";
|
|
};
|
|
|
|
usb_nop_phy: usb_nop_phy {
|
|
compatible = "usb-nop-xceiv";
|
|
};
|
|
|
|
};
|