dcbf0b3a52
Adding a new node to devicetree for cycle counter driver. Add related bindings file. Change-Id: I381c5c693d96a054de1b3db5f9cd7ad8e4aa382b Signed-off-by: Sai Harshini Nimmala <quic_snimmala@quicinc.com>
45 lines
1.2 KiB
YAML
45 lines
1.2 KiB
YAML
# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/soc/qcom/qcom,cycle-cntr.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Qualcomm Technologies, Inc. (QTI) Cycle Counter Driver
|
|
|
|
maintainers:
|
|
- Sai Harshini Nimmala <quic_snimmala@quicinc.com>
|
|
|
|
description: |
|
|
|
|
The various cycle counter drivers are used to read the cycle counter registers of the appropriate HW used in the Qualcomm Technologies, Inc. SoC.
|
|
|
|
properties:
|
|
compatible:
|
|
oneOf:
|
|
- description: OSM cpufreq HW
|
|
items:
|
|
- const: qcom,cycle-cntr-hw
|
|
|
|
- description: EPSS cpufreq HW
|
|
items:
|
|
- const: qcom,epss
|
|
|
|
- description: NCC GCLK HW
|
|
items:
|
|
- const: qcom,gclk
|
|
reg:
|
|
items:
|
|
- description: Frequency domain 0 register region
|
|
- description: Frequency domain 1 register region
|
|
- description: Frequency domain 2 register region
|
|
- description: Frequency domain 3 register region
|
|
|
|
reg-names:
|
|
items:
|
|
- const: freq-domain0
|
|
- const: freq-domain1
|
|
- const: freq-domain2
|
|
- const: freq-domain3
|
|
|
|
additionalProperties: false
|