Files
android_kernel_samsung_sm87…/qcom/pmk8550.dtsi
Subbaraman Narayanamurthy c62fdd1929 ARM: dts: qcom: add FMD SDAM configuration in pmk8550
Find my device (FMD) feature uses SDAM offset 0x9a for enabling
or disabling the feature in Sun platforms. Add the configuration
to support it.

Change-Id: I76cd1cc8146cdf08af544db474637858ab88211e
Signed-off-by: Subbaraman Narayanamurthy <quic_subbaram@quicinc.com>
2023-11-22 11:52:41 -08:00

178 lines
3.8 KiB
Plaintext

// SPDX-License-Identifier: BSD-3-Clause
/*
* Copyright (c) 2022-2023 Qualcomm Innovation Center, Inc. All rights reserved.
*/
#include <dt-bindings/input/input.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/spmi/spmi.h>
#include <dt-bindings/iio/qcom,spmi-adc5-gen3-pmk8550.h>
#include <dt-bindings/iio/qcom,spmi-adc5-gen3-pm8550.h>
#include <dt-bindings/iio/qcom,spmi-adc5-gen3-pm8550b.h>
#include <dt-bindings/iio/qcom,spmi-adc5-gen3-pm8550vx.h>
&spmi_bus {
#address-cells = <2>;
#size-cells = <0>;
interrupt-controller;
#interrupt-cells = <4>;
qcom,pmk8550@0 {
compatible = "qcom,spmi-pmic";
reg = <0x0 SPMI_USID>;
#address-cells = <1>;
#size-cells = <0>;
pmk8550_sdam_1: sdam@7000 {
compatible = "qcom,spmi-sdam";
reg = <0x7000>;
#address-cells = <1>;
#size-cells = <1>;
ocp_log: ocp-log@76 {
reg = <0x76 0x6>;
};
};
pmk8550_sdam_2: sdam@7100 {
compatible = "qcom,spmi-sdam";
reg = <0x7100>;
#address-cells = <1>;
#size-cells = <1>;
restart_reason: restart@48 {
reg = <0x48 0x1>;
bits = <1 7>;
};
alarm_log: alarm-log@76 {
reg = <0x76 0x6>;
};
fmd_set: fmd-set@9a {
reg = <0x9a 0x1>;
};
};
pmk8550_sdam_5: sdam@7400 {
compatible = "qcom,spmi-sdam";
reg = <0x7400>;
};
pmk8550_sdam_6: sdam@7500 {
compatible = "qcom,spmi-sdam";
reg = <0x7500>;
};
pmk8550_sdam_21: sdam@8400 {
compatible = "qcom,spmi-sdam";
reg = <0x8400>;
};
pmk8550_sdam_22: sdam@8500 {
compatible = "qcom,spmi-sdam";
reg = <0x8500>;
};
pmk8550_sdam_71: sdam@b600 {
compatible = "qcom,spmi-sdam";
reg = <0xb600>;
usb_mode: usb-mode@50 {
reg = <0x50 0x1>;
};
};
pon_hlos@1300 {
compatible = "qcom,pm8998-pon";
reg = <0x1300>, <0x800>;
reg-names = "pon_hlos", "pon_pbs";
pwrkey {
compatible = "qcom,pmk8350-pwrkey";
interrupts = <0x0 0x13 0x7 IRQ_TYPE_EDGE_BOTH>;
linux,code = <KEY_POWER>;
};
resin {
compatible = "qcom,pmk8350-resin";
interrupts = <0x0 0x13 0x6 IRQ_TYPE_EDGE_BOTH>;
linux,code = <KEY_VOLUMEDOWN>;
};
};
pmk8550_gpios: pinctrl@b800 {
compatible = "qcom,pmk8550-gpio";
reg = <0xb800>;
gpio-controller;
#gpio-cells = <2>;
interrupt-controller;
#interrupt-cells = <2>;
};
pmk8550_rtc: rtc@6100 {
compatible = "qcom,pmk8350-rtc";
reg = <0x6100>, <0x6200>;
reg-names = "rtc", "alarm";
interrupts = <0x0 0x62 0x1 IRQ_TYPE_EDGE_RISING>;
};
pmk8550_vadc: vadc@9000 {
compatible = "qcom,spmi-adc5-gen3";
reg = <0x9000>, <0x9100>;
#address-cells = <1>;
#size-cells = <0>;
interrupt-names = "adc-sdam0", "adc-sdam1";
interrupts = <0x0 0x90 0x1 IRQ_TYPE_EDGE_RISING>,
<0x0 0x91 0x1 IRQ_TYPE_EDGE_RISING>;
#thermal-sensor-cells = <1>;
#io-channel-cells = <1>;
io-channel-ranges;
/* PMK8550 Channel nodes */
pmk8550_offset_ref {
reg = <PMK8550_ADC5_GEN3_OFFSET_REF>;
label = "pmk8550_offset_ref";
qcom,pre-scaling = <1 1>;
};
pmk8550_vref_1p25 {
reg = <PMK8550_ADC5_GEN3_1P25VREF>;
label = "pmk8550_vref_1p25";
qcom,pre-scaling = <1 1>;
};
pmk8550_die_temp {
reg = <PMK8550_ADC5_GEN3_DIE_TEMP>;
label = "pmk8550_die_temp";
qcom,pre-scaling = <1 1>;
};
/* PM8550 Channel nodes */
pm8550_offset_ref {
reg = <PM8550_ADC5_GEN3_OFFSET_REF>;
label = "pm8550_offset_ref";
qcom,pre-scaling = <1 1>;
};
pm8550_vref_1p25 {
reg = <PM8550_ADC5_GEN3_1P25VREF>;
label = "pm8550_vref_1p25";
qcom,pre-scaling = <1 1>;
};
pm8550_die_temp {
reg = <PM8550_ADC5_GEN3_DIE_TEMP>;
label = "pm8550_die_temp";
qcom,pre-scaling = <1 1>;
};
pm8550_vph_pwr {
reg = <PM8550_ADC5_GEN3_VPH_PWR>;
label = "pm8550_vph_pwr";
qcom,pre-scaling = <1 3>;
};
};
};
};