bb99201e08
Add new compatible qcom,cpuss-sleep-stats-v2 and qcom,cpuss-sleep-stats-v3. Change-Id: I3efb27195f81efc0b46d653cd9b0253eb495ff29 Signed-off-by: Minghao Zhang <quic_minghao@quicinc.com>
132 lines
3.9 KiB
YAML
132 lines
3.9 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: "http://devicetree.org/schemas/soc/qcom/cpuss-sleep-stats.yaml#"
|
|
$schema: "http://devicetree.org/meta-schemas/core.yaml#"
|
|
|
|
title: Qualcomm Technologies, Inc. cpuss sleep stats
|
|
|
|
maintainers:
|
|
- Maulik Shah <quic_mkshah@quicinc.com>
|
|
- Minghao Zhang <quic_minghao@quicinc.com>
|
|
|
|
description:
|
|
The low power mode counts and residency in the low power mode is maintained in
|
|
the hardware. The cpu sleep stats allows to read this configuration and display
|
|
the same.
|
|
This driver creates debugfs entry for all enabled lpm and provide LPM count and
|
|
residency.
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- qcom,cpuss-sleep-stats
|
|
- qcom,cpuss-sleep-stats-v2
|
|
- qcom,cpuss-sleep-stats-v3
|
|
- qcom,cpuss-sleep-stats-v4
|
|
|
|
reg:
|
|
maxItems: 10
|
|
description: cpuss sleep stats RAM base register region.
|
|
|
|
reg-names:
|
|
items:
|
|
- const: seq_lpm_cntr_cfg_cpu0
|
|
- const: seq_lpm_cntr_cfg_cpu1
|
|
- const: seq_lpm_cntr_cfg_cpu2
|
|
- const: seq_lpm_cntr_cfg_cpu3
|
|
- const: seq_lpm_cntr_cfg_cpu4
|
|
- const: seq_lpm_cntr_cfg_cpu5
|
|
- const: seq_lpm_cntr_cfg_cpu6
|
|
- const: seq_lpm_cntr_cfg_cpu7
|
|
- const: l3_seq_lpm_cntr_cfg
|
|
- const: apss_seq_mem_base
|
|
- const: base
|
|
|
|
num-cpus:
|
|
const: 8
|
|
description: provides information about the number of CPUs in the system.
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- reg-names
|
|
|
|
if:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
enum:
|
|
- qcom,cpuss-sleep-stats
|
|
then:
|
|
required:
|
|
- num-cpus
|
|
|
|
allOf:
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
enum:
|
|
- qcom,cpuss-sleep-stats
|
|
then:
|
|
properties:
|
|
reg:
|
|
items:
|
|
- description: cpuss sleep stats RAM base register region.
|
|
reg-names:
|
|
items:
|
|
- description: names corresponding to each reg property value.
|
|
num-cpus:
|
|
items:
|
|
- description: provides information about the number of CPUs in the system.
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
cpuss-sleep-stats@18000054 {
|
|
compatible = "qcom,cpuss-sleep-stats";
|
|
reg = <0x18000054 0x4>, <0x18010054 0x4>, <0x18020054 0x4>,
|
|
<0x18030054 0x4>, <0x18040054 0x4>, <0x18050054 0x4>,
|
|
<0x18060054 0x4>, <0x18070054 0x4>, <0x18080098 0x4>,
|
|
<0x180C0000 0x10000>;
|
|
reg-names = "seq_lpm_cntr_cfg_cpu0", "seq_lpm_cntr_cfg_cpu1",
|
|
"seq_lpm_cntr_cfg_cpu2", "seq_lpm_cntr_cfg_cpu3",
|
|
"seq_lpm_cntr_cfg_cpu4", "seq_lpm_cntr_cfg_cpu5",
|
|
"seq_lpm_cntr_cfg_cpu6", "seq_lpm_cntr_cfg_cpu7",
|
|
"l3_seq_lpm_cntr_cfg", "apss_seq_mem_base";
|
|
num-cpus = <8>;
|
|
};
|
|
|
|
- |
|
|
cpuss-sleep-stats@18000054 {
|
|
compatible = "qcom,cpuss-sleep-stats-v2";
|
|
reg = <0x17800054 0x4>, <0x17810054 0x4>, <0x17820054 0x4>,
|
|
<0x17830054 0x4>, <0x17880098 0x4>, <0x178C0000 0x10000>;
|
|
reg-names = "seq_lpm_cntr_cfg_cpu0", "seq_lpm_cntr_cfg_cpu1",
|
|
"seq_lpm_cntr_cfg_cpu2", "seq_lpm_cntr_cfg_cpu3",
|
|
"l3_seq_lpm_cntr_cfg", "apss_seq_mem_base";
|
|
num-cpus = <4>;
|
|
};
|
|
|
|
- |
|
|
cpuss-sleep-stats@17800054 {
|
|
compatible = "qcom,cpuss-sleep-stats-v3";
|
|
reg = <0x17800054 0x4>, <0x17810054 0x4>, <0x17820054 0x4>,
|
|
<0x17830054 0x4>, <0x17840054 0x4>, <0x17850054 0x4>,
|
|
<0x17880098 0x4>, <0x178C0000 0x10000>;
|
|
reg-names = "seq_lpm_cntr_cfg_cpu0", "seq_lpm_cntr_cfg_cpu1",
|
|
"seq_lpm_cntr_cfg_cpu2", "seq_lpm_cntr_cfg_cpu3",
|
|
"seq_lpm_cntr_cfg_cpu4", "seq_lpm_cntr_cfg_cpu5",
|
|
"l3_seq_lpm_cntr_cfg", "apss_seq_mem_base";
|
|
num-cpus = <6>;
|
|
};
|
|
|
|
- |
|
|
cpuss-sleep-stats@17850000 {
|
|
compatible = "qcom,cpuss-sleep-stats-v4";
|
|
reg = <0x17850000 0x4000>;
|
|
reg-names = "base";
|
|
};
|