6f18ce8026
Add snapshot of device tree bindings from keystone common kernel, branch
"android-mainline-keystone-qcom-release" at c4c12103f9c0 ("Snap for 9228065
from e32903b9a63bb558df8b803b076619c53c16baad to
android-mainline-keystone-qcom-release").
Change-Id: I7682079615cbd9f29340a5c1f2a1d84ec441a1f1
Signed-off-by: Melody Olvera <quic_molvera@quicinc.com>
59 lines
1.3 KiB
YAML
59 lines
1.3 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/timer/nxp,sysctr-timer.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: NXP System Counter Module(sys_ctr)
|
|
|
|
maintainers:
|
|
- Bai Ping <ping.bai@nxp.com>
|
|
|
|
description: |
|
|
The system counter(sys_ctr) is a programmable system counter
|
|
which provides a shared time base to Cortex A15, A7, A53, A73,
|
|
etc. it is intended for use in applications where the counter
|
|
is always powered and support multiple, unrelated clocks. The
|
|
compare frame inside can be used for timer purpose.
|
|
|
|
properties:
|
|
compatible:
|
|
const: nxp,sysctr-timer
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
interrupts:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
maxItems: 1
|
|
|
|
clock-names:
|
|
const: per
|
|
|
|
nxp,no-divider:
|
|
description: if present, means there is no internal base clk divider.
|
|
type: boolean
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- interrupts
|
|
- clocks
|
|
- clock-names
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
|
|
timer@306a0000 {
|
|
compatible = "nxp,sysctr-timer";
|
|
reg = <0x306a0000 0x20000>;
|
|
clocks = <&clk_8m>;
|
|
clock-names = "per";
|
|
interrupts = <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>;
|
|
};
|