samsung_sm8750/android_kernel_samsung_sm8750-devicetrees
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
97b1cc3cc757d36f617e57b8f87e3e097cee71cd
android_kernel_samsung_sm87…/qcom/pm8550vs.dtsi
Brindha T 3fb8ec2740 ARM: dts: qcom: Add PMIC ECID devices for sun 
Add PMIC ECID (Exclusive Chip Identifier) changes to sun variants.

Change-Id: I814b2c676d0b45791c8724a568a548039f18a7e0
Signed-off-by: Brindha T <quic_brint@quicinc.com>
2025-03-04 16:12:43 +05:30

365 lines
7.3 KiB
Plaintext
Raw Blame History

// SPDX-License-Identifier: BSD-3-Clause
/*
* Copyright (c) 2022-2025 Qualcomm Innovation Center, Inc. All rights reserved.
*/
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/spmi/spmi.h>
&spmi_bus {
#address-cells = <2>;
#size-cells = <0>;
interrupt-controller;
#interrupt-cells = <4>;
pm8550vs_c: qcom,pm8550vs@2 {
compatible = "qcom,spmi-pmic";
reg = <0x2 SPMI_USID>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
pmic-ecid@100 {
compatible = "qcom,pmic-ecid";
reg = <0x100>;
qcom,pmic-name = "pm8550vs_c";
};
pm8550vs_c_tz: pm8550vs-c-temp-alarm@a00 {
compatible = "qcom,spmi-temp-alarm";
reg = <0xa00>;
interrupts = <0x2 0xa 0x0 IRQ_TYPE_EDGE_BOTH>;
#thermal-sensor-cells = <0>;
};
pm8550vs_c_gpios: pinctrl@8800 {
compatible = "qcom,pm8550vs-gpio";
reg = <0x8800>;
gpio-controller;
#gpio-cells = <2>;
interrupt-controller;
#interrupt-cells = <2>;
};
};
pm8550vs_d: qcom,pm8550vs@3 {
compatible = "qcom,spmi-pmic";
reg = <0x3 SPMI_USID>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
pmic-ecid@100 {
compatible = "qcom,pmic-ecid";
reg = <0x100>;
qcom,pmic-name = "pm8550vs_d";
};
pm8550vs_d_tz: pm8550vs-d-temp-alarm@a00 {
compatible = "qcom,spmi-temp-alarm";
reg = <0xa00>;
interrupts = <0x3 0xa 0x0 IRQ_TYPE_EDGE_BOTH>;
#thermal-sensor-cells = <0>;
};
pm8550vs_d_gpios: pinctrl@8800 {
compatible = "qcom,pm8550vs-gpio";
reg = <0x8800>;
gpio-controller;
#gpio-cells = <2>;
interrupt-controller;
#interrupt-cells = <2>;
};
};
pm8550vs_e: qcom,pm8550vs@4 {
compatible = "qcom,spmi-pmic";
reg = <0x4 SPMI_USID>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
pmic-ecid@100 {
compatible = "qcom,pmic-ecid";
reg = <0x100>;
qcom,pmic-name = "pm8550vs_e";
};
pm8550vs_e_tz: pm8550vs-e-temp-alarm@a00 {
compatible = "qcom,spmi-temp-alarm";
reg = <0xa00>;
interrupts = <0x4 0xa 0x0 IRQ_TYPE_EDGE_BOTH>;
#thermal-sensor-cells = <0>;
};
pm8550vs_e_gpios: pinctrl@8800 {
compatible = "qcom,pm8550vs-gpio";
reg = <0x8800>;
gpio-controller;
#gpio-cells = <2>;
interrupt-controller;
#interrupt-cells = <2>;
};
};
pm8550vs_f: qcom,pm8550vs@5 {
compatible = "qcom,spmi-pmic";
reg = <0x5 SPMI_USID>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
pmic-ecid@100 {
compatible = "qcom,pmic-ecid";
reg = <0x100>;
qcom,pmic-name = "pm8550vs_f";
};
pm8550vs_f_tz: pm8550vs-f-temp-alarm@a00 {
compatible = "qcom,spmi-temp-alarm";
reg = <0xa00>;
interrupts = <0x5 0xa 0x0 IRQ_TYPE_EDGE_BOTH>;
#thermal-sensor-cells = <0>;
};
pm8550vs_f_gpios: pinctrl@8800 {
compatible = "qcom,pm8550vs-gpio";
reg = <0x8800>;
gpio-controller;
#gpio-cells = <2>;
interrupt-controller;
#interrupt-cells = <2>;
};
};
pm8550vs_g: qcom,pm8550vs@6 {
compatible = "qcom,spmi-pmic";
reg = <0x6 SPMI_USID>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
pmic-ecid@100 {
compatible = "qcom,pmic-ecid";
reg = <0x100>;
qcom,pmic-name = "pm8550vs_g";
};
pm8550vs_g_tz: pm8550vs-g-temp-alarm@a00 {
compatible = "qcom,spmi-temp-alarm";
reg = <0xa00>;
interrupts = <0x6 0xa 0x0 IRQ_TYPE_EDGE_BOTH>;
#thermal-sensor-cells = <0>;
};
pm8550vs_g_gpios: pinctrl@8800 {
compatible = "qcom,pm8550vs-gpio";
reg = <0x8800>;
gpio-controller;
#gpio-cells = <2>;
interrupt-controller;
#interrupt-cells = <2>;
};
};
pm8550vs_j: qcom,pm8550vs@9 {
compatible = "qcom,spmi-pmic";
reg = <0x9 SPMI_USID>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
pmic-ecid@100 {
compatible = "qcom,pmic-ecid";
reg = <0x100>;
qcom,pmic-name = "pm8550vs_j";
};
pm8550vs_j_tz: pm8550vs-j-temp-alarm@a00 {
compatible = "qcom,spmi-temp-alarm";
reg = <0xa00>;
interrupts = <0x9 0xa 0x0 IRQ_TYPE_EDGE_BOTH>;
#thermal-sensor-cells = <0>;
};
pm8550vs_j_gpios: pinctrl@8800 {
compatible = "qcom,pm8550vs-gpio";
reg = <0x8800>;
gpio-controller;
#gpio-cells = <2>;
interrupt-controller;
#interrupt-cells = <2>;
};
};
};
&thermal_zones {
pm8550vs_c_temp_alarm: pm8550vs_c_tz {
polling-delay-passive = <100>;
polling-delay = <0>;
thermal-governor = "step_wise";
thermal-sensors = <&pm8550vs_c_tz>;
status = "disabled";
trips {
pm8550vs_c_trip0: trip0 {
temperature = <95000>;
hysteresis = <0>;
type = "passive";
};
pm8550vs_c_trip1: trip1 {
temperature = <115000>;
hysteresis = <0>;
type = "hot";
};
pm8550vs_c_trip2: trip2 {
temperature = <145000>;
hysteresis = <0>;
type = "critical";
};
};
};
pm8550vs_d_temp_alarm: pm8550vs_d_tz {
polling-delay-passive = <100>;
polling-delay = <0>;
thermal-governor = "step_wise";
thermal-sensors = <&pm8550vs_d_tz>;
status = "disabled";
trips {
pm8550vs_d_trip0: trip0 {
temperature = <95000>;
hysteresis = <0>;
type = "passive";
};
pm8550vs_d_trip1: trip1 {
temperature = <115000>;
hysteresis = <0>;
type = "hot";
};
pm8550vs_d_trip2: trip2 {
temperature = <145000>;
hysteresis = <0>;
type = "critical";
};
};
};
pm8550vs_e_temp_alarm: pm8550vs_e_tz {
polling-delay-passive = <100>;
polling-delay = <0>;
thermal-governor = "step_wise";
thermal-sensors = <&pm8550vs_e_tz>;
status = "disabled";
trips {
pm8550vs_e_trip0: trip0 {
temperature = <95000>;
hysteresis = <0>;
type = "passive";
};
pm8550vs_e_trip1: trip1 {
temperature = <115000>;
hysteresis = <0>;
type = "hot";
};
pm8550vs_e_trip2: trip2 {
temperature = <145000>;
hysteresis = <0>;
type = "critical";
};
};
};
pm8550vs_f_temp_alarm: pm8550vs_f_tz {
polling-delay-passive = <100>;
polling-delay = <0>;
thermal-governor = "step_wise";
thermal-sensors = <&pm8550vs_f_tz>;
status = "disabled";
trips {
pm8550vs_f_trip0: trip0 {
temperature = <95000>;
hysteresis = <0>;
type = "passive";
};
pm8550vs_f_trip1: trip1 {
temperature = <115000>;
hysteresis = <0>;
type = "hot";
};
pm8550vs_f_trip2: trip2 {
temperature = <145000>;
hysteresis = <0>;
type = "critical";
};
};
};
pm8550vs_g_temp_alarm: pm8550vs_g_tz {
polling-delay-passive = <100>;
polling-delay = <0>;
thermal-governor = "step_wise";
thermal-sensors = <&pm8550vs_g_tz>;
status = "disabled";
trips {
pm8550vs_g_trip0: trip0 {
temperature = <95000>;
hysteresis = <0>;
type = "passive";
};
pm8550vs_g_trip1: trip1 {
temperature = <115000>;
hysteresis = <0>;
type = "hot";
};
pm8550vs_g_trip2: trip2 {
temperature = <145000>;
hysteresis = <0>;
type = "critical";
};
};
};
pm8550vs_j_temp_alarm: pm8550vs_j_tz {
polling-delay-passive = <100>;
polling-delay = <0>;
thermal-governor = "step_wise";
thermal-sensors = <&pm8550vs_j_tz>;
status = "disabled";
trips {
pm8550vs_j_trip0: trip0 {
temperature = <95000>;
hysteresis = <0>;
type = "passive";
};
pm8550vs_j_trip1: trip1 {
temperature = <115000>;
hysteresis = <0>;
type = "hot";
};
pm8550vs_j_trip2: trip2 {
temperature = <145000>;
hysteresis = <0>;
type = "critical";
};
};
};
};
Reference in New Issue View Git Blame Copy Permalink