Enable 4-3-2 topology for both cmd and video mode on sharp 4k panel for sun target. Change-Id: I76dca958eea693d495c17320c56922f9a9ffa74b Signed-off-by: Jinfeng Gu <quic_gjinfeng@quicinc.com> Signed-off-by: lnxdisplay <lnxdisplay@localhost>
1304 lines
38 KiB
Plaintext
1304 lines
38 KiB
Plaintext
// SPDX-License-Identifier: BSD-3-Clause
|
|
/*
|
|
* Copyright (c) 2023-2024 Qualcomm Innovation Center, Inc. All rights reserved.
|
|
*/
|
|
|
|
#include "dsi-panel-nt37801-dsc-wqhd-plus-cmd.dtsi"
|
|
#include "dsi-panel-nt37801-dsc-wqhd-plus-cmd-cphy.dtsi"
|
|
#include "dsi-panel-nt37801-dsc-wqhd-plus-video.dtsi"
|
|
#include "dsi-panel-nt37801-dsc-wqhd-plus-video-cphy.dtsi"
|
|
#include "dsi-panel-nt37801-dsc-10bit-cmd.dtsi"
|
|
#include "dsi-panel-nt37801-dsc-10bit-video.dtsi"
|
|
#include "dsi-panel-nt37801-dsc-wqhd-plus-cmd-spr.dtsi"
|
|
#include "dsi-panel-nt37801-dsc-wqhd-plus-video-spr.dtsi"
|
|
#include "dsi-panel-nt37801-qsync-dsc-wqhd-plus-cmd.dtsi"
|
|
#include "dsi-panel-nt37801-qsync-dsc-wqhd-plus-cmd-cphy.dtsi"
|
|
#include "dsi-panel-nt37801-qsync-dsc-wqhd-plus-video.dtsi"
|
|
#include "dsi-panel-nt37801-qsync-dsc-wqhd-plus-video-cphy.dtsi"
|
|
#include "dsi-panel-nt37801-dsc-fhd-plus-cmd.dtsi"
|
|
#include "dsi-panel-nt37801-dsc-wqhd-plus-cmd-ddicspr.dtsi"
|
|
#include "dsi-panel-nt37801-dsc-wqhd-plus-video-ddicspr.dtsi"
|
|
#include "dsi-panel-sharp-dsc-4k-cmd.dtsi"
|
|
#include "dsi-panel-sharp-dsc-4k-video.dtsi"
|
|
#include "dsi-panel-sim-cmd-au.dtsi"
|
|
#include "dsi-panel-sim-cmd.dtsi"
|
|
#include "dsi-panel-sim-dsc-10bit-cmd.dtsi"
|
|
#include "dsi-panel-sim-dsc375-cmd.dtsi"
|
|
#include "dsi-panel-sim-dualmipi-cmd.dtsi"
|
|
#include "dsi-panel-sim-dualmipi-dsc375-cmd.dtsi"
|
|
#include "dsi-panel-sim-dualmipi-video.dtsi"
|
|
#include "dsi-panel-sim-sec-hd-cmd.dtsi"
|
|
#include "dsi-panel-sim-video.dtsi"
|
|
#include "dsi-panel-vtdr6130-dsc-fhd-plus-120hz-cmd.dtsi"
|
|
#include "dsi-panel-vtdr6130-dsc-fhd-plus-120hz-video.dtsi"
|
|
#include "dsi-panel-vtdr6130-dsc-fhd-plus-cmd.dtsi"
|
|
#include "dsi-panel-vtdr6130-dsc-fhd-plus-video.dtsi"
|
|
#include "dsi-panel-vtdr6130-qsync-dsc-fhd-plus-144hz-cmd.dtsi"
|
|
#include "dsi-panel-vtdr6130-qsync-dsc-fhd-plus-144hz-video.dtsi"
|
|
#include "dsi-panel-ext-bridge-1080p.dtsi"
|
|
|
|
#include "sun-sde-display-pinctrl.dtsi"
|
|
|
|
&soc {
|
|
dsi_panel_pwr_supply_sim: dsi_panel_pwr_supply_sim {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
qcom,panel-supply-entry@0 {
|
|
reg = <0>;
|
|
qcom,supply-name = "dummy";
|
|
qcom,supply-min-voltage = <1800000>;
|
|
qcom,supply-max-voltage = <1800000>;
|
|
qcom,supply-enable-load = <220000>;
|
|
qcom,supply-disable-load = <8000>;
|
|
qcom,supply-post-on-sleep = <20>;
|
|
};
|
|
};
|
|
|
|
dsi_panel_pwr_supply: dsi_panel_pwr_supply {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
qcom,panel-supply-entry@0 {
|
|
reg = <0>;
|
|
qcom,supply-name = "vddio";
|
|
qcom,supply-min-voltage = <1800000>;
|
|
qcom,supply-max-voltage = <1800000>;
|
|
qcom,supply-enable-load = <154000>;
|
|
qcom,supply-disable-load = <45000>;
|
|
qcom,supply-post-on-sleep = <20>;
|
|
};
|
|
|
|
qcom,panel-supply-entry@1 {
|
|
reg = <1>;
|
|
qcom,supply-name = "vdd";
|
|
qcom,supply-min-voltage = <1000000>;
|
|
qcom,supply-max-voltage = <1100000>;
|
|
qcom,supply-enable-load = <220000>;
|
|
qcom,supply-disable-load = <471>;
|
|
qcom,supply-post-on-sleep = <0>;
|
|
};
|
|
|
|
qcom,panel-supply-entry@2 {
|
|
reg = <2>;
|
|
qcom,supply-name = "vci";
|
|
qcom,supply-min-voltage = <3000000>;
|
|
qcom,supply-max-voltage = <3000000>;
|
|
qcom,supply-enable-load = <10000>;
|
|
qcom,supply-disable-load = <300>;
|
|
qcom,supply-post-on-sleep = <0>;
|
|
};
|
|
|
|
qcom,panel-supply-entry@3 {
|
|
reg = <3>;
|
|
qcom,supply-name = "tvdd";
|
|
qcom,supply-min-voltage = <1800000>;
|
|
qcom,supply-max-voltage = <1800000>;
|
|
qcom,supply-enable-load = <0>;
|
|
qcom,supply-disable-load = <0>;
|
|
qcom,supply-post-on-sleep = <20>;
|
|
};
|
|
};
|
|
|
|
dsi_panel_pwr_supply_avdd: dsi_panel_pwr_supply_avdd {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
qcom,panel-supply-entry@0 {
|
|
reg = <0>;
|
|
qcom,supply-name = "vddio";
|
|
qcom,supply-min-voltage = <1800000>;
|
|
qcom,supply-max-voltage = <1800000>;
|
|
qcom,supply-enable-load = <220000>;
|
|
qcom,supply-disable-load = <8000>;
|
|
qcom,supply-post-on-sleep = <20>;
|
|
};
|
|
|
|
qcom,panel-supply-entry@1 {
|
|
reg = <1>;
|
|
qcom,supply-name = "avdd";
|
|
qcom,supply-min-voltage = <4600000>;
|
|
qcom,supply-max-voltage = <6000000>;
|
|
qcom,supply-enable-load = <260000>;
|
|
qcom,supply-disable-load = <100>;
|
|
};
|
|
};
|
|
|
|
sde_dsi: qcom,dsi-display-primary {
|
|
compatible = "qcom,dsi-display";
|
|
label = "primary";
|
|
|
|
qcom,dsi-ctrl = <&mdss_dsi0 &mdss_dsi1>;
|
|
qcom,dsi-phy = <&mdss_dsi_phy0 &mdss_dsi_phy1>;
|
|
|
|
pinctrl-names = "panel_active", "panel_active_with_esync", "panel_suspend";
|
|
pinctrl-0 = <&sde_dsi_active &sde_te_active &sde_esync0_suspend>;
|
|
pinctrl-1 = <&sde_dsi_active &sde_te_active &sde_esync0_active>;
|
|
pinctrl-2 = <&sde_dsi_suspend &sde_te_suspend &sde_esync0_suspend>;
|
|
|
|
qcom,platform-te-gpio = <&tlmm 86 0>;
|
|
qcom,panel-te-source = <0>;
|
|
|
|
qcom,mdp = <&mdss_mdp>;
|
|
qcom,dsi-default-panel = <&dsi_nt37801_amoled_cmd>;
|
|
qcom,demura-panel-id = <0x0122e700 0x00000471>;
|
|
};
|
|
|
|
sde_dsi1: qcom,dsi-display-secondary {
|
|
compatible = "qcom,dsi-display";
|
|
label = "secondary";
|
|
|
|
qcom,dsi-ctrl = <&mdss_dsi0 &mdss_dsi1>;
|
|
qcom,dsi-phy = <&mdss_dsi_phy0 &mdss_dsi_phy1>;
|
|
|
|
pinctrl-names = "panel_active", "panel_active_with_esync", "panel_suspend";
|
|
pinctrl-0 = <&sde_dsi1_active &sde_te1_active &sde_esync1_suspend>;
|
|
pinctrl-1 = <&sde_dsi1_active &sde_te1_active &sde_esync1_active>;
|
|
pinctrl-2 = <&sde_dsi1_suspend &sde_te1_suspend &sde_esync1_suspend>;
|
|
|
|
qcom,platform-te-gpio = <&tlmm 87 0>;
|
|
qcom,panel-te-source = <1>;
|
|
|
|
qcom,mdp = <&mdss_mdp>;
|
|
qcom,demura-panel-id = <0x0 0x0>;
|
|
};
|
|
};
|
|
|
|
/* PHY TIMINGS REVISION YL with reduced margins */
|
|
&dsi_vtdr6130_amoled_cmd {
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,dsi-select-sec-clocks = "pll_byte_clk1", "pll_dsi_clk1";
|
|
|
|
qcom,dsi-dyn-clk-enable;
|
|
|
|
qcom,esd-check-enabled;
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
|
qcom,mdss-dsi-panel-status-read-length = <1>;
|
|
|
|
qcom,mdss-dsi-panel-hdr-enabled;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
timing@0 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07
|
|
07 08 02 04 00 19 0c];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
qcom,dsi-dyn-clk-list = <813936000 818175250 822414500>;
|
|
};
|
|
|
|
timing@1 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07
|
|
07 08 02 04 00 19 0c];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
qcom,dsi-dyn-clk-list = <813936000 818175250 822414500>;
|
|
};
|
|
|
|
timing@2 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07
|
|
07 08 02 04 00 19 0c];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
qcom,dsi-dyn-clk-list = <813936000 818175250 822414500>;
|
|
};
|
|
|
|
timing@3 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07
|
|
07 08 02 04 00 19 0c];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
qcom,dsi-dyn-clk-list = <813936000 818175250 822414500>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&dsi_sim_panel_au {
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,mdss-dsi-display-timings {
|
|
timing@0 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07
|
|
07 08 02 04 00 19 0c];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&dsi_vtdr6130_amoled_video {
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,dsi-select-sec-clocks = "pll_byte_clk1", "pll_dsi_clk1";
|
|
qcom,dsi-supported-dfps-list = <144 120 90 60>;
|
|
qcom,mdss-dsi-pan-enable-dynamic-fps;
|
|
qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
|
|
|
|
qcom,dsi-dyn-clk-enable;
|
|
qcom,dsi-dyn-clk-type = "constant-fps-adjust-hfp";
|
|
|
|
qcom,esd-check-enabled;
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
|
qcom,mdss-dsi-panel-status-read-length = <1>;
|
|
|
|
qcom,mdss-dsi-panel-hdr-enabled;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
timing@0 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07
|
|
07 08 02 04 00 19 0c];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
qcom,dsi-dyn-clk-list = <847480320 844537680 841595040>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&dsi_vtdr6130_amoled_120hz_cmd {
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
|
|
qcom,esd-check-enabled;
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
|
qcom,mdss-dsi-panel-status-read-length = <1>;
|
|
|
|
qcom,mdss-dsi-panel-hdr-enabled;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
timing@0 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 19 06 06 15 20 07
|
|
06 07 02 04 00 16 0b];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@1 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 19 06 06 15 20 07
|
|
06 07 02 04 00 16 0b];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@2 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 19 06 06 15 20 07
|
|
06 07 02 04 00 16 0b];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&dsi_vtdr6130_amoled_120hz_video {
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,dsi-supported-dfps-list = <120 90 60>;
|
|
qcom,mdss-dsi-pan-enable-dynamic-fps;
|
|
qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
|
|
|
|
qcom,esd-check-enabled;
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
|
qcom,mdss-dsi-panel-status-read-length = <1>;
|
|
|
|
qcom,mdss-dsi-panel-hdr-enabled;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
timing@0 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 19 06 06 15 20 07
|
|
06 07 02 04 00 16 0b];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&dsi_vtdr6130_amoled_qsync_144hz_cmd {
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,esd-check-enabled;
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
|
qcom,mdss-dsi-panel-status-read-length = <1>;
|
|
|
|
qcom,mdss-dsi-panel-hdr-enabled;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
timing@0 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07
|
|
07 08 02 04 00 19 0c];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&dsi_vtdr6130_amoled_qsync_144hz_video {
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,esd-check-enabled;
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
|
qcom,mdss-dsi-panel-status-read-length = <1>;
|
|
|
|
qcom,mdss-dsi-panel-hdr-enabled;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
timing@0 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07
|
|
07 08 02 04 00 19 0c];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&dsi_nt37801_amoled_cmd {
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,dsi-select-sec-clocks = "pll_byte_clk1", "pll_dsi_clk1";
|
|
qcom,esd-check-enabled;
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
|
qcom,mdss-dsi-panel-status-read-length = <1>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
timing@0 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 28 0a 0b 1b 1a 0a
|
|
0b 0a 02 04 00 21 0f];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@1 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1f 08 07 18 22 08
|
|
08 08 08 02 04 1a 0d];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@2 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 28 0a 0b 1b 1a 0a
|
|
0b 0a 02 04 00 21 0f];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@3 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 28 0a 0b 1b 1a 0a
|
|
0b 0a 02 04 00 21 0f];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@4 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 28 0a 0b 1b 1a 0a
|
|
0b 0a 02 04 00 21 0f];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&dsi_nt37801_amoled_video_cphy {
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,dsi-supported-dfps-list = <120 110 100 90 80>;
|
|
qcom,mdss-dsi-pan-enable-dynamic-fps;
|
|
qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
|
|
|
|
qcom,esd-check-enabled;
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
|
qcom,mdss-dsi-panel-status-read-length = <1>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
timing@0 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 25 25 08
|
|
19 09 02 04 00 00 00];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&dsi_nt37801_amoled_cmd_cphy {
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,esd-check-enabled;
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
|
qcom,mdss-dsi-panel-status-read-length = <1>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
timing@0 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 23 22 08
|
|
19 08 02 04 00 00 00];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@1 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 20 1c 06
|
|
19 06 02 04 00 00 00];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@2 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 23 22 08
|
|
19 08 02 04 00 00 00];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&dsi_nt37801_amoled_video {
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,dsi-select-sec-clocks = "pll_byte_clk1", "pll_dsi_clk1";
|
|
qcom,dsi-supported-dfps-list = <120 110 100 90 80>;
|
|
qcom,mdss-dsi-pan-enable-dynamic-fps;
|
|
qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
|
|
|
|
qcom,esd-check-enabled;
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
|
qcom,mdss-dsi-panel-status-read-length = <1>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
timing@0 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 28 0a 0b 1b 1a 0a
|
|
0b 0a 02 04 00 21 0f];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&dsi_nt37801_amoled_dsc_10b_cmd {
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,dsi-select-sec-clocks = "pll_byte_clk1", "pll_dsi_clk1";
|
|
qcom,esd-check-enabled;
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
|
qcom,mdss-dsi-panel-status-read-length = <1>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
timing@0 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 35 0d 0d 1f 1c 0d
|
|
0e 0e 0c 02 04 2a 12];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&dsi_nt37801_amoled_dsc_10b_video {
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,dsi-supported-dfps-list = <120 110 100 90 80>;
|
|
qcom,mdss-dsi-pan-enable-dynamic-fps;
|
|
qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
|
|
|
|
qcom,esd-check-enabled;
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
|
qcom,mdss-dsi-panel-status-read-length = <1>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
timing@0 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 3e 0f 0f 22 1f 0f
|
|
10 0e 02 04 00 30 14];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&dsi_nt37801_amoled_cmd_spr {
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,dsi-select-sec-clocks = "pll_byte_clk1", "pll_dsi_clk1";
|
|
qcom,esd-check-enabled;
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
|
qcom,mdss-dsi-panel-status-read-length = <1>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
timing@0 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 28 0a 0b 1b 1a 0a
|
|
0b 0a 02 04 00 21 0f];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&dsi_nt37801_amoled_vid_spr {
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,dsi-select-sec-clocks = "pll_byte_clk1", "pll_dsi_clk1";
|
|
qcom,esd-check-enabled;
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
|
qcom,mdss-dsi-panel-status-read-length = <1>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
timing@0 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 28 0a 0b 1b 1a 0a
|
|
0b 0a 02 04 00 21 0f];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&dsi_nt37801_amoled_qsync_cmd {
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,dsi-select-sec-clocks = "pll_byte_clk1", "pll_dsi_clk1";
|
|
qcom,esd-check-enabled;
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
|
qcom,mdss-dsi-panel-status-read-length = <1>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
timing@0 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 28 0a 0b 1b 1a 0a
|
|
0b 0a 02 04 00 21 0f];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&dsi_nt37801_amoled_qsync_cmd_cphy {
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,esd-check-enabled;
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
|
qcom,mdss-dsi-panel-status-read-length = <1>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
timing@0 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 23 22 08
|
|
19 08 02 04 00 00 00];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&dsi_nt37801_amoled_qsync_video {
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,dsi-select-sec-clocks = "pll_byte_clk1", "pll_dsi_clk1";
|
|
qcom,esd-check-enabled;
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
|
qcom,mdss-dsi-panel-status-read-length = <1>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
timing@0 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 28 0a 0b 1b 1a 0a
|
|
0b 0a 02 04 00 21 0f];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&dsi_nt37801_amoled_qsync_video_cphy {
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,esd-check-enabled;
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
|
qcom,mdss-dsi-panel-status-read-length = <1>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
timing@0 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 25 25 08
|
|
19 09 02 04 00 00 00];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&dsi_nt37801_amoled_fhd_plus_cmd {
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,dsi-select-sec-clocks = "pll_byte_clk1", "pll_dsi_clk1";
|
|
qcom,esd-check-enabled;
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
|
qcom,mdss-dsi-panel-status-read-length = <1>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
timing@0 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 28 0a 0b 1b 1a 0a
|
|
0b 0a 02 04 00 21 0f];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@1 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 19 06 06 15 14 07
|
|
06 06 07 02 04 16 0b];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@2 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 19 06 06 15 14 07
|
|
06 06 07 02 04 16 0b];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@3 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 19 06 06 15 14 07
|
|
06 06 07 02 04 16 0b];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@4 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 19 06 06 15 14 07
|
|
06 06 07 02 04 16 0b];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&dsi_nt37801_amoled_cmd_ddicspr {
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,dsi-select-sec-clocks = "pll_byte_clk1", "pll_dsi_clk1";
|
|
qcom,esd-check-enabled;
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
|
qcom,mdss-dsi-panel-status-read-length = <1>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
timing@0 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 28 0a 0b 1b 1a 0a
|
|
0b 0a 02 04 00 21 0f];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&dsi_nt37801_amoled_video_ddicspr {
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,dsi-select-sec-clocks = "pll_byte_clk1", "pll_dsi_clk1";
|
|
qcom,esd-check-enabled;
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
|
qcom,mdss-dsi-panel-status-read-length = <1>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
timing@0 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 28 0a 0b 1b 1a 0a
|
|
0b 0a 02 04 00 21 0f];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&dsi_ext_bridge_1080p {
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,mdss-dsi-display-timings {
|
|
timing@0 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 18 22 08
|
|
08 08 02 04 1a 0c 00];
|
|
qcom,display-topology = <1 0 1>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&dsi_sharp_4k_dsc_cmd {
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0c];
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x77>;
|
|
qcom,mdss-dsi-panel-on-check-value = <0x77>;
|
|
qcom,mdss-dsi-panel-status-read-length = <1>;
|
|
qcom,esd-check-enabled;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
timing@0 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 13 05 04 13 1e 05
|
|
05 06 02 04 00 12 0a];
|
|
qcom,display-topology = <2 2 2>,
|
|
<4 3 2>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&dsi_sharp_4k_dsc_video {
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0c];
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x77>;
|
|
qcom,mdss-dsi-panel-on-check-value = <0x77>;
|
|
qcom,mdss-dsi-panel-status-read-length = <1>;
|
|
qcom,esd-check-enabled;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
timing@0 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 15 20 06
|
|
06 07 02 04 00 15 0b];
|
|
qcom,display-topology = <2 2 2>,
|
|
<4 3 2>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&dsi_sim_cmd {
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,poms-align-panel-vsync;
|
|
qcom,mdss-dsi-display-timings {
|
|
timing@0 { /* WQHD 60FPS cmd-vid mode*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1a 06 06 16 20 07
|
|
07 07 02 04 00 16 0c];
|
|
qcom,display-topology = <1 1 1>,
|
|
<2 2 1>;
|
|
qcom,default-topology-index = <1>;
|
|
qcom,qsync-mode-min-refresh-rate = <50>;
|
|
};
|
|
|
|
timing@1 { /* WQHD 60FPS vid mode*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1a 06 06 16 20 07
|
|
07 07 02 04 00 16 0c];
|
|
qcom,display-topology = <1 1 1>,
|
|
<2 2 1>;
|
|
qcom,default-topology-index = <1>;
|
|
qcom,qsync-mode-min-refresh-rate = <50>;
|
|
};
|
|
|
|
timing@2 { /* FHD+ 60FPS cmd mode*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 25 0a 0a 1b 24 0a
|
|
0a 0a 02 04 00 1f 0f];
|
|
qcom,display-topology = <1 1 1>,
|
|
<2 2 1>;
|
|
qcom,default-topology-index = <1>;
|
|
qcom,qsync-mode-min-refresh-rate = <10>;
|
|
};
|
|
|
|
timing@3 { /* HD 60FPS cmd mode */
|
|
qcom,mdss-dsi-panel-phy-timings = [00 29 0a 0b 1b 26 0a
|
|
0b 0a 02 04 00 21 10];
|
|
qcom,display-topology = <1 1 1>,
|
|
<2 2 1>;
|
|
qcom,default-topology-index = <1>;
|
|
qcom,qsync-mode-min-refresh-rate = <48>;
|
|
};
|
|
|
|
timing@4 { /* FHD+ 90FPS cmd mode*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 39 0f 0e 21 2a 0e
|
|
0f 0d 02 04 00 2d 13];
|
|
qcom,display-topology = <1 1 1>,
|
|
<2 2 1>;
|
|
qcom,default-topology-index = <1>;
|
|
qcom,qsync-mode-min-refresh-rate = <30>;
|
|
};
|
|
|
|
timing@5 { /* FHD+ 180 FPS cmd mode*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 69 1d 1d 35 2f 1b
|
|
1d 18 02 04 00 51 21];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
qcom,qsync-mode-min-refresh-rate = <96>;
|
|
};
|
|
|
|
timing@6 { /* FHD+ 240 FPS cmd mode*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 89 26 27 42 39 25
|
|
27 1f 02 04 00 69 2a];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
qcom,qsync-mode-min-refresh-rate = <110>;
|
|
};
|
|
|
|
timing@7 { /* FHD+ 120FPS cmd mode*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 4a 13 14 28 24 12
|
|
14 11 02 04 00 39 18];
|
|
qcom,display-topology = <1 1 1>,
|
|
<2 2 1>;
|
|
qcom,default-topology-index = <1>;
|
|
qcom,qsync-mode-min-refresh-rate = <40>;
|
|
};
|
|
|
|
timing@8 { /* FHD+ 144FPS cmd mode*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1a 06 06 16 20 07
|
|
06 07 02 04 00 16 0b];
|
|
qcom,display-topology = <1 1 1>,
|
|
<2 2 1>;
|
|
qcom,default-topology-index = <1>;
|
|
qcom,qsync-mode-min-refresh-rate = <60>;
|
|
};
|
|
|
|
timing@9 { /* WQHD 1FPS cmd mode*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 15 20 06
|
|
06 07 02 04 00 15 0b];
|
|
qcom,display-topology = <1 1 1>,
|
|
<2 2 1>;
|
|
qcom,default-topology-index = <1>;
|
|
qcom,qsync-mode-min-refresh-rate = <1>;
|
|
};
|
|
|
|
timing@10 { /* WQHD 5FPS cmd mode*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 15 20 06
|
|
06 07 02 04 00 15 0b];
|
|
qcom,display-topology = <1 1 1>,
|
|
<2 2 1>;
|
|
qcom,default-topology-index = <1>;
|
|
qcom,qsync-mode-min-refresh-rate = <1>;
|
|
};
|
|
|
|
timing@11 { /* WQHD 10FPS cmd mode*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 15 20 06
|
|
06 07 02 04 00 15 0b];
|
|
qcom,display-topology = <1 1 1>,
|
|
<2 2 1>;
|
|
qcom,default-topology-index = <1>;
|
|
qcom,qsync-mode-min-refresh-rate = <5>;
|
|
};
|
|
|
|
timing@12 { /* WQHD 24FPS cmd mode*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 15 20 06
|
|
06 07 02 04 00 15 0b];
|
|
qcom,display-topology = <1 1 1>,
|
|
<2 2 1>;
|
|
qcom,default-topology-index = <1>;
|
|
qcom,qsync-mode-min-refresh-rate = <15>;
|
|
};
|
|
|
|
timing@13 { /* WQHD 30FPS cmd mode*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 15 20 06
|
|
06 07 02 04 00 15 0b];
|
|
qcom,display-topology = <1 1 1>,
|
|
<2 2 1>;
|
|
qcom,default-topology-index = <1>;
|
|
qcom,qsync-mode-min-refresh-rate = <22>;
|
|
};
|
|
|
|
timing@14 { /* WQHD 60FPS cmd mode*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 15 20 06
|
|
06 07 02 04 00 15 0b];
|
|
qcom,display-topology = <1 1 1>,
|
|
<2 2 1>;
|
|
qcom,default-topology-index = <1>;
|
|
qcom,qsync-mode-min-refresh-rate = <30>;
|
|
};
|
|
|
|
timing@15 { /* WQHD 90FPS cmd mode*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 22 09 09 19 23 09
|
|
09 09 02 04 00 1d 0e];
|
|
qcom,display-topology = <1 1 1>,
|
|
<2 2 1>;
|
|
qcom,default-topology-index = <1>;
|
|
qcom,qsync-mode-min-refresh-rate = <10>;
|
|
};
|
|
|
|
timing@16 { /* WQHD 120FPS cmd mode*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 1d 27 0c
|
|
0c 0b 02 04 00 24 11];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
qcom,qsync-mode-min-refresh-rate = <1>;
|
|
};
|
|
|
|
timing@17 { /* WQHD 144FPS cmd mode*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 38 0e 0e 17 14 0e
|
|
0e 0d 02 04 00 2b 12];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
qcom,qsync-mode-min-refresh-rate = <5>;
|
|
};
|
|
|
|
timing@18 { /* WQHD 180FPS cmd mode*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 3d 0f 0f 19 15 0f
|
|
10 0e 02 04 00 2f 13];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
qcom,qsync-mode-min-refresh-rate = <30>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&dsi_sim_vid {
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,dsi-supported-dfps-list = <144 120 90 60 30 10 1>;
|
|
qcom,mdss-dsi-pan-enable-dynamic-fps;
|
|
qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
|
|
|
|
qcom,qsync-enable;
|
|
qcom,dsi-supported-qsync-min-fps-list = <1 1 1 1 1 1 1>;
|
|
qcom,dsi-qsync-avr-step-list = <288 240 180 120 60 20 0>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
timing@0 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 24 0a 0a 1a 24 0a
|
|
0a 09 02 04 00 1e 0f];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&dsi_sim_dsc_375_cmd {
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,mdss-dsi-display-timings {
|
|
timing@0 { /* 1080p */
|
|
qcom,mdss-dsi-panel-phy-timings = [00 15 05 05 14 1f 05
|
|
05 06 02 04 00 13 0a];
|
|
qcom,display-topology = <1 1 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@1 { /* qhd */
|
|
qcom,mdss-dsi-panel-phy-timings = [00 0c 02 02 10 1c 03
|
|
03 02 02 04 00 0b 08];
|
|
qcom,display-topology = <1 1 1>,
|
|
<2 2 1>, /* dsc merge */
|
|
<2 1 1>; /* 3d mux */
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&dsi_sim_dsc_10b_cmd {
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,mdss-dsi-display-timings {
|
|
timing@0 { /* QHD 60fps */
|
|
qcom,mdss-dsi-panel-phy-timings = [00 15 05 05 14 1f 05
|
|
05 06 02 04 00 13 0a];
|
|
qcom,display-topology = <1 1 1>,
|
|
<2 2 1>, /* dsc merge */
|
|
<2 1 1>; /* 3d mux */
|
|
qcom,default-topology-index = <1>;
|
|
};
|
|
|
|
timing@1 { /* FHD+ 60fps cmd mode */
|
|
qcom,mdss-dsi-panel-phy-timings = [00 0d 03 03 10 1d 03
|
|
03 02 02 04 00 0c 08];
|
|
qcom,display-topology = <1 1 1>,
|
|
<2 2 1>, /* dsc merge */
|
|
<2 1 1>; /* 3d mux */
|
|
qcom,default-topology-index = <1>;
|
|
};
|
|
|
|
timing@2 { /* QHD 90fps */
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1d 08 07 17 22 08
|
|
08 08 02 04 00 19 0d];
|
|
qcom,display-topology = <1 1 1>,
|
|
<2 2 1>, /* dsc merge */
|
|
<2 1 1>; /* 3d mux */
|
|
qcom,default-topology-index = <1>;
|
|
};
|
|
|
|
timing@3 { /* FHD+ 180FPS cmd mode*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1f 08 07 18 16 08
|
|
08 08 02 04 00 1a 0d];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@4 { /* FHD+ 240FPS cmd mode*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 28 0a 0b 1b 1a 0a
|
|
0b 0a 02 04 00 21 0f];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@5 { /* FHD+ 120FPS cmd mode*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 16 05 05 14 13 06
|
|
06 06 02 04 00 13 0b];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@6 { /* FHD+ 1FPS cmd mode*/
|
|
qcom,mdss-dsi-panel-phy-timings = [03 04 00 00 0d 18 01
|
|
00 01 02 04 00 05 05];
|
|
qcom,display-topology = <1 1 1>,
|
|
<2 2 1>;
|
|
qcom,default-topology-index = <1>;
|
|
};
|
|
|
|
timing@7 { /* FHD+ 10FPS cmd mode*/
|
|
qcom,mdss-dsi-panel-phy-timings = [03 07 00 01 0d 1a 01
|
|
01 01 02 04 00 07 06];
|
|
qcom,display-topology = <1 1 1>,
|
|
<2 2 1>;
|
|
qcom,default-topology-index = <1>;
|
|
};
|
|
|
|
timing@8 { /* FHD+ 24FPS cmd mode*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 09 01 01 0e 1b 02
|
|
01 01 02 04 00 08 06];
|
|
qcom,display-topology = <1 1 1>,
|
|
<2 2 1>;
|
|
qcom,default-topology-index = <1>;
|
|
};
|
|
|
|
timing@9 { /* FHD+ 30FPS cmd mode*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 0a 01 02 0e 1b 02
|
|
02 01 02 04 00 09 07];
|
|
qcom,display-topology = <1 1 1>,
|
|
<2 2 1>;
|
|
qcom,default-topology-index = <1>;
|
|
};
|
|
|
|
timing@10 { /* FHD+ 90FPS cmd mode*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 39 0f 0e 21 2a 0e
|
|
0f 0d 02 04 00 2d 13];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@11 { /* FHD+ 144FPS cmd mode*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1a 06 06 16 20 07
|
|
06 07 02 04 00 16 0b];
|
|
qcom,display-topology = <2 2 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&dsi_dual_sim_cmd {
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,mdss-dsi-display-timings {
|
|
timing@0 { /* 5K 60FPS cmd mode*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 44 11 12 25 2d 11
|
|
12 0f 02 04 00 35 16];
|
|
qcom,display-topology = <2 0 2>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@1 { /* FHD 120FPS cmd mode*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1c 07 07 17 15 07
|
|
07 08 02 04 00 18 0c];
|
|
qcom,display-topology = <2 0 2>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@2 { /* WQHD 60FPS cmd mode*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 21 07
|
|
07 07 02 04 00 17 0c];
|
|
qcom,display-topology = <2 0 2>,
|
|
<1 0 2>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@3 { /* 4K 40FPS cmd mode*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 25 0a 0a 1b 24 0a
|
|
0a 0a 02 04 00 1f 0f];
|
|
qcom,display-topology = <2 0 2>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@4 { /* 5K 80FPS cmd mode*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 57 17 17 2e 33 17
|
|
18 14 02 04 00 43 1c];
|
|
qcom,display-topology = <2 0 2>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@5 { /* FHD 60FPS 24bpp cmd mode */
|
|
qcom,mdss-dsi-panel-phy-timings = [00 13 05 04 13 1e 05
|
|
05 06 02 04 00 12 0a];
|
|
qcom,display-topology = <2 0 2>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@6 { /* FHD 60FPS 30bpp cmd mode */
|
|
qcom,mdss-dsi-panel-phy-timings = [00 17 06 05 15 20 06
|
|
06 07 02 04 00 15 0b];
|
|
qcom,display-topology = <2 0 2>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&dsi_dual_sim_dsc_375_cmd {
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,mdss-dsi-display-timings {
|
|
timing@0 { /* 4k 30 FPS*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 0e 03 03 11 1d 04
|
|
04 03 02 04 00 0d 09];
|
|
qcom,display-topology = <2 2 2>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@1 { /* 4k 60 FPS*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 15 20 06
|
|
06 07 02 04 00 15 0b];
|
|
qcom,display-topology = <2 2 2>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@2 { /* 4k 90 FPS*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 22 09 09 19 23 09
|
|
09 09 02 04 00 1d 0e];
|
|
qcom,display-topology = <2 2 2>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@3 { /* 1080 30 FPS*/
|
|
qcom,mdss-dsi-panel-phy-timings = [01 09 01 01 0e 1b 01
|
|
01 02 02 04 00 08 06];
|
|
qcom,display-topology = <2 2 2>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@4 { /* 1080 60 FPS*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 0b 02 02 0f 1c 03
|
|
02 02 02 04 00 0a 07];
|
|
qcom,display-topology = <2 2 2>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@5 { /* 1080 90 FPS*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 0e 03 03 11 1d 04
|
|
03 03 02 04 00 0d 08];
|
|
qcom,display-topology = <2 2 2>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@6 { /* 1080 120 FPS*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 11 04 04 12 12 04
|
|
04 03 02 04 00 0f 09];
|
|
qcom,display-topology = <2 2 2>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@7 { /* qhd 30 FPS*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 0a 02 02 0f 1c 02
|
|
02 02 02 04 00 0a 07];
|
|
qcom,display-topology = <2 2 2>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@8 { /* qhd 60 FPS*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 0f 03 03 11 1d 04
|
|
04 03 02 04 00 0d 09];
|
|
qcom,display-topology = <2 2 2>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@9 { /* qhd 90 FPS*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 14 05 05 13 1f 05
|
|
05 06 02 04 00 12 0a];
|
|
qcom,display-topology = <2 2 2>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@10 { /* qhd 120 FPS*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 19 06 06 15 14 07
|
|
06 07 02 04 00 16 0b];
|
|
qcom,display-topology = <2 2 2>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@11 { /* 5k */
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 21 07
|
|
07 07 02 04 00 17 0c];
|
|
qcom,display-topology = <2 2 2>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@12 { /* 720p 30 FPS */
|
|
qcom,mdss-dsi-panel-phy-timings = [03 07 00 01 0d 1a 01
|
|
01 01 02 04 00 07 06];
|
|
qcom,display-topology = <2 2 2>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@13 { /* 720p 60 FPS */
|
|
qcom,mdss-dsi-panel-phy-timings = [01 09 01 01 0e 1b 01
|
|
01 02 02 04 00 08 06];
|
|
qcom,display-topology = <2 2 2>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@14 { /* 720p 90 FPS */
|
|
qcom,mdss-dsi-panel-phy-timings = [00 0a 02 02 0f 1c 02
|
|
02 02 02 04 00 0a 07];
|
|
qcom,display-topology = <2 2 2>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@15 { /* 720 120 FPS */
|
|
qcom,mdss-dsi-panel-phy-timings = [00 0b 02 02 0f 0f 03
|
|
03 02 02 04 00 0a 08];
|
|
qcom,display-topology = <2 2 2>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@16 { /* 1080 144FPS cmd mode*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 13 05 04 13 12 05
|
|
05 06 02 04 00 12 0a];
|
|
qcom,display-topology = <2 2 2>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
|
|
timing@17 { /* WQHD 144 FPS*/
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1d 07 07 17 16 07
|
|
07 08 02 04 00 19 0c];
|
|
qcom,display-topology = <2 2 2>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&dsi_sim_sec_hd_cmd {
|
|
qcom,dsi-select-sec-clocks = "pll_byte_clk1", "pll_dsi_clk1";
|
|
qcom,mdss-dsi-display-timings {
|
|
timing@0 {
|
|
qcom,mdss-dsi-panel-phy-timings = [00 10 04 04 12 1e
|
|
04 04 03 02 04 00 0e 09];
|
|
qcom,display-topology = <1 0 1>;
|
|
qcom,default-topology-index = <0>;
|
|
};
|
|
};
|
|
};
|