20abc9c522
Update cpucp and cpucp-log bindings to include compatible string and properties required for pdp mailbox and logging. Change-Id: I40f8f5ef64e9e1079e5925833e87e48288684ae7 Signed-off-by: Amir Vajid <quic_avajid@quicinc.com> Signed-off-by: Shivnandan Kumar <quic_kshivnan@quicinc.com>
58 lines
1.1 KiB
YAML
58 lines
1.1 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/soc/qcom/qcom,cpucp.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Qualcomm Technologies, Inc. CPUCP Mailbox controller driver
|
|
|
|
maintainers:
|
|
- Amir Vajid <quic_avajid@quicinc.com>
|
|
- Shivnandan Kumar <quic_kshivnan@quicinc.com>
|
|
|
|
description:
|
|
This mailbox controller act as interface to do doorbell between
|
|
HLOS and CPUCP subsystem.
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- qcom,cpucp
|
|
- qcom,cpucp-v2
|
|
|
|
reg:
|
|
items:
|
|
- description: tx base address
|
|
- description: rx base address
|
|
|
|
reg-names:
|
|
items:
|
|
- const: rx
|
|
- const: tx
|
|
|
|
"#mbox-cells":
|
|
const: 1
|
|
|
|
qcom,rx-chans:
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
description: Bitmask of RX channels to monitor (optional)
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- reg-names
|
|
- "#mbox-cells"
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
qcom,cpucp@f400000 {
|
|
compatible = "qcom,cpucp";
|
|
reg = <0x0f400000 0x10>,
|
|
<0x0fd90000 0x2000>;
|
|
reg-names = "tx",
|
|
"rx";
|
|
#mbox-cells = <1>;
|
|
};
|