c831e5e8c5
Update bwmon bindings to include support for non-early memory mapping. Change-Id: I4f45ea0fd3f219325463d832c958ebd900f15f1c Signed-off-by: Amir Vajid <quic_avajid@quicinc.com> Signed-off-by: Shivnandan Kumar <quic_kshivnan@quicinc.com>
113 lines
2.8 KiB
YAML
113 lines
2.8 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/soc/qcom/qcom,bwmon.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Qualcomm Technologies, Inc. (QTI) BWMON Driver
|
|
|
|
maintainers:
|
|
- avajid@quicinc.com <quic_avajid@quicinc.com>
|
|
- Shivnandan Kumar <quic_kshivnan@quicinc.com>
|
|
|
|
description: |
|
|
The Qualcomm Technologies, Inc. BWMON Driver monitors bandwidth counters that
|
|
represent the read/write traffic through various interconnects in the system
|
|
and uses this data to vote for DCVS HW (memory) frequencies. Each device
|
|
represents a separate bandwidth monitor present on the Qualcomm Technologies,
|
|
Inc. (QTI) chipset. This driver is a refactor of the bimc-bwmon driver that
|
|
was previously developed.
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- qcom,bwmon
|
|
- qcom,bwmon2
|
|
- qcom,bwmon3
|
|
- qcom,bwmon4
|
|
- qcom,bwmon5
|
|
|
|
reg:
|
|
maxItems: 2
|
|
|
|
reg-names:
|
|
items:
|
|
- const: base
|
|
- const: global_base
|
|
|
|
"#address-cells":
|
|
enum: [1, 2]
|
|
|
|
"#size-cells":
|
|
enum: [1, 2]
|
|
|
|
interrupts:
|
|
description: Lists the threshold IRQ.
|
|
|
|
qcom,mport:
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
description:
|
|
The hardware master port that this device can monitor
|
|
|
|
qcom,target-dev:
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
description:
|
|
A phandle to the QTI DCVS HW device node that this
|
|
node will be using for voting in the SLOW path.
|
|
|
|
qcom,hw-timer-hz:
|
|
description:
|
|
Hardware sampling rate in Hz. This field must be
|
|
specified for "qcom,bwmon4"
|
|
|
|
qcom,byte-mid-match:
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
description:
|
|
Byte count MID match value
|
|
|
|
qcom,byte-mid-mask:
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
description:
|
|
Byte count MID mask value
|
|
|
|
qcom,count-unit:
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
description:
|
|
Number of bytes monitor counts in
|
|
|
|
qcom,map-ne:
|
|
type: boolean
|
|
description: |
|
|
Specify if the bwmon memory region should be mapped as nE (non-Early).
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- reg-names
|
|
- interrupts
|
|
- qcom,mport
|
|
- qcom,hw-timer-hz
|
|
- qcom,count-unit
|
|
- qcom,target-dev
|
|
- '#address-cells'
|
|
- '#size-cells'
|
|
|
|
additionalProperties: true
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
bwmon_llcc: qcom,bwmon-llcc@90b6400 {
|
|
compatible = "qcom,bwmon4";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
reg = <0x90b6400 0x300>,
|
|
<0x90b6300 0x200>;
|
|
reg-names = "base", "global_base";
|
|
interrupts = <GIC_SPI 581 IRQ_TYPE_LEVEL_HIGH>;
|
|
qcom,mport = <0>;
|
|
qcom,hw-timer-hz = <19200000>;
|
|
qcom,count-unit = <0x10000>;
|
|
qcom,target-dev = <&qcom_llcc_dcvs_hw>;
|
|
};
|