77db4f167c
Add nodes to enable scmi communication to cpucp on sun. Change-Id: I574949e32e397047701f836d54115f56414ea023 Signed-off-by: Amir Vajid <quic_avajid@quicinc.com>
42 lines
868 B
YAML
42 lines
868 B
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/soc/qcom/qcom,cpucp.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Qualcomm Technologies, Inc. CPUCP Mailbox controller driver
|
|
|
|
description: |
|
|
This mailbox controller act as interface to do doorbell between
|
|
HLOS and CPUCP subsystem.
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- qcom,cpucp
|
|
- qcom,cpucp-v2
|
|
|
|
reg:
|
|
items:
|
|
- description: tx base address
|
|
- description: rx base address
|
|
|
|
"#mbox-cells":
|
|
const: 1
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- "#mbox-cells"
|
|
|
|
examples:
|
|
- |
|
|
qcom,cpucp@0f400000 {
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
compatible = "qcom,cpucp";
|
|
reg = <0x0f400000 0x10>, <0x0fd90000 0x2000>;
|
|
#mbox-cells = <1>;
|
|
status = "ok";
|
|
};
|