6f18ce8026
Add snapshot of device tree bindings from keystone common kernel, branch
"android-mainline-keystone-qcom-release" at c4c12103f9c0 ("Snap for 9228065
from e32903b9a63bb558df8b803b076619c53c16baad to
android-mainline-keystone-qcom-release").
Change-Id: I7682079615cbd9f29340a5c1f2a1d84ec441a1f1
Signed-off-by: Melody Olvera <quic_molvera@quicinc.com>
43 lines
999 B
Plaintext
43 lines
999 B
Plaintext
=========================================================
|
|
Secondary CPU enable-method "nuvoton,npcm750-smp" binding
|
|
=========================================================
|
|
|
|
To apply to all CPUs, a single "nuvoton,npcm750-smp" enable method should be
|
|
defined in the "cpus" node.
|
|
|
|
Enable method name: "nuvoton,npcm750-smp"
|
|
Compatible machines: "nuvoton,npcm750"
|
|
Compatible CPUs: "arm,cortex-a9"
|
|
Related properties: (none)
|
|
|
|
Note:
|
|
This enable method needs valid nodes compatible with "arm,cortex-a9-scu" and
|
|
"nuvoton,npcm750-gcr".
|
|
|
|
Example:
|
|
|
|
cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
enable-method = "nuvoton,npcm750-smp";
|
|
|
|
cpu@0 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a9";
|
|
clocks = <&clk NPCM7XX_CLK_CPU>;
|
|
clock-names = "clk_cpu";
|
|
reg = <0>;
|
|
next-level-cache = <&L2>;
|
|
};
|
|
|
|
cpu@1 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a9";
|
|
clocks = <&clk NPCM7XX_CLK_CPU>;
|
|
clock-names = "clk_cpu";
|
|
reg = <1>;
|
|
next-level-cache = <&L2>;
|
|
};
|
|
};
|
|
|