git-subtree-dir: qcom/mmrm git-subtree-mainline:1b15f14402
git-subtree-split:40cf8f841b
55 lines
1.9 KiB
Plaintext
55 lines
1.9 KiB
Plaintext
// SPDX-License-Identifier: BSD-3-Clause
|
|
/*
|
|
* Copyright (c) 2024 Qualcomm Innovation Center, Inc. All rights reserved.
|
|
*/
|
|
|
|
&soc {
|
|
msm_mmrm: qcom,mmrm {
|
|
compatible = "qcom,msm-mmrm", "qcom,waipio-mmrm";
|
|
status = "okay";
|
|
|
|
/* MMRM clock threshold */
|
|
mmrm-peak-threshold = <9000>;
|
|
|
|
/* MM Rail info */
|
|
mm-rail-corners = "lowsvs", "svs", "svsl1", "nom", "noml1", "turbo";
|
|
mm-rail-fact-volt = <36439 41157 44827 49152 54526 54526>;
|
|
|
|
/* Scaling factors */
|
|
scaling-fact-dyn = <35390 45876 54395 66192 82576 82576>;
|
|
scaling-fact-leak = <451544 548537 633078 746456 920126 920126>;
|
|
|
|
/* Client info */
|
|
mmrm-client-info =
|
|
<0x1 CAM_CC_IFE_0_CLK_SRC 36280730 260834 1>,
|
|
<0x1 CAM_CC_IFE_1_CLK_SRC 36280730 260834 1>,
|
|
<0x1 CAM_CC_IFE_2_CLK_SRC 36280730 260834 1>,
|
|
<0x1 CAM_CC_CSID_CLK_SRC 2160722 0 3>,
|
|
<0x1 CAM_CC_SFE_0_CLK_SRC 20833895 135660 1>,
|
|
<0x1 CAM_CC_SFE_1_CLK_SRC 20833895 135660 1>,
|
|
<0x1 CAM_CC_IPE_NPS_CLK_SRC 67423437 608830 1>,
|
|
<0x1 CAM_CC_BPS_CLK_SRC 70584894 212992 1>,
|
|
<0x1 CAM_CC_IFE_LITE_CLK_SRC 1698431 20055 5>,
|
|
<0x1 CAM_CC_JPEG_CLK_SRC 1011876 0 2>,
|
|
<0x1 CAM_CC_CAMNOC_AXI_CLK_SRC 3407872 589824 1>,
|
|
<0x1 CAM_CC_IFE_LITE_CSID_CLK_SRC 262144 0 5>,
|
|
<0x1 CAM_CC_ICP_CLK_SRC 314573 0 1>,
|
|
<0x1 CAM_CC_CPHY_RX_CLK_SRC 222823 0 9>,
|
|
<0x1 CAM_CC_CSI0PHYTIMER_CLK_SRC 6554 0 1>,
|
|
<0x1 CAM_CC_CSI1PHYTIMER_CLK_SRC 6554 0 1>,
|
|
<0x1 CAM_CC_CSI2PHYTIMER_CLK_SRC 6554 0 1>,
|
|
<0x1 CAM_CC_CSI3PHYTIMER_CLK_SRC 6554 0 1>,
|
|
<0x1 CAM_CC_CSI4PHYTIMER_CLK_SRC 6554 0 1>,
|
|
<0x1 CAM_CC_CSI5PHYTIMER_CLK_SRC 6554 0 1>,
|
|
<0x1 CAM_CC_CCI_0_CLK_SRC 656 0 1>,
|
|
<0x1 CAM_CC_CCI_1_CLK_SRC 656 0 1>,
|
|
<0x1 CAM_CC_SLOW_AHB_CLK_SRC 70124 0 1>,
|
|
<0x1 CAM_CC_FAST_AHB_CLK_SRC 35390 0 1>,
|
|
|
|
<0x2 VIDEO_CC_MVS1_CLK_SRC 81149297 488244 1>,
|
|
<0x3 DISP_CC_MDSS_MDP_CLK_SRC 21954560 184812 1>,
|
|
<0x3 DISP_CC_MDSS_DPTX0_LINK_CLK_SRC 1004667 4916 1>,
|
|
<0x4 VIDEO_CC_MVS0_CLK_SRC 28970189 582288 1>;
|
|
};
|
|
};
|