25f36f4f2a
Enable dma-heaps driver on OEMVM, as well as bringing in other features such as virtio mem and large-dma buf support. Change-Id: I7f679c061ba65237541363bd0b406bb4e58e697e Signed-off-by: Patrick Daly <quic_pdaly@quicinc.com>
314 lines
6.8 KiB
Plaintext
314 lines
6.8 KiB
Plaintext
// SPDX-License-Identifier: BSD-3-Clause
|
|
/*
|
|
* Copyright (c) 2023-2024 Qualcomm Innovation Center, Inc. All rights reserved.
|
|
*/
|
|
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
|
|
/ {
|
|
#address-cells = <0x2>;
|
|
#size-cells = <0x2>;
|
|
qcom,msm-id = <618 0x10000>, <618 0x20000>, <639 0x10000>, <639 0x20000>;
|
|
interrupt-parent = <&vgic>;
|
|
|
|
chosen {
|
|
bootargs = "nokaslr log_buf_len=256K console=hvc0 loglevel=8 swiotlb=noforce";
|
|
};
|
|
|
|
cpus {
|
|
#address-cells = <0x2>;
|
|
#size-cells = <0x0>;
|
|
|
|
CPU0: cpu@0 {
|
|
compatible = "arm,armv8";
|
|
reg = <0x0 0x0>;
|
|
device_type = "cpu";
|
|
enable-method = "psci";
|
|
cpu-idle-states = <&CPU_PWR_DWN
|
|
&CLUSTER_PWR_DWN>;
|
|
};
|
|
|
|
CPU1: cpu@100 {
|
|
compatible = "arm,armv8";
|
|
reg = <0x0 0x100>;
|
|
device_type = "cpu";
|
|
enable-method = "psci";
|
|
cpu-idle-states = <&CPU_PWR_DWN
|
|
&CLUSTER_PWR_DWN>;
|
|
|
|
};
|
|
};
|
|
|
|
idle-states {
|
|
CPU_PWR_DWN: c4 { /* Using Medium C4 latencies */
|
|
compatible = "arm,idle-state";
|
|
idle-state-name = "ret";
|
|
entry-latency-us = <93>;
|
|
exit-latency-us = <129>;
|
|
min-residency-us = <560>;
|
|
arm,psci-suspend-param = <0x00000004>;
|
|
};
|
|
|
|
CLUSTER_PWR_DWN: ss3 { /* C4+CL5+SS3 */
|
|
compatible = "arm,idle-state";
|
|
idle-state-name = "ret-pll-off";
|
|
entry-latency-us = <1964>;
|
|
exit-latency-us = <1901>;
|
|
min-residency-us = <24511>;
|
|
arm,psci-suspend-param = <0x0000C354>;
|
|
};
|
|
};
|
|
|
|
qcom,vm-config {
|
|
compatible = "qcom,vm-1.0";
|
|
vm-type = "aarch64-guest";
|
|
boot-config = "fdt,unified";
|
|
os-type = "linux";
|
|
kernel-entry-segment = "kernel";
|
|
kernel-entry-offset = <0x0 0x0>;
|
|
vendor = "QTI";
|
|
image-name = "qcom,oemvm";
|
|
qcom,pasid = <0x0 0x22>;
|
|
qcom,qtee-config-info = "p=9,39,7C,8F,97,159,7F1;";
|
|
qcom,secdomain-ids = <49>;
|
|
qcom,primary-vm-index = <0>;
|
|
vm-uri = "vmuid/oemvm";
|
|
vm-guid = "847bfe26-0b12-5728-812a-06103f6bdec0";
|
|
qcom,sensitive;
|
|
|
|
vm-attrs = "crash-fatal", "context-dump";
|
|
|
|
memory {
|
|
#address-cells = <0x2>;
|
|
#size-cells = <0x0>;
|
|
/*
|
|
* IPA address linux image is loaded at. Must be within
|
|
* first 1GB due to memory hotplug requirement.
|
|
*/
|
|
base-address = <0x0 0x88800000 >;
|
|
};
|
|
|
|
segments {
|
|
config_cpio = <2>;
|
|
};
|
|
|
|
vcpus {
|
|
config = "/cpus";
|
|
affinity = "proxy";
|
|
affinity-map = <0x5 0x6>;
|
|
sched-priority = <0>; /* relative to PVM */
|
|
sched-timeslice = <2000>; /* in ms */
|
|
};
|
|
|
|
interrupts {
|
|
config = &vgic;
|
|
};
|
|
|
|
vdevices {
|
|
generate = "/hypervisor";
|
|
|
|
minidump {
|
|
vdevice-type = "minidump";
|
|
push-compatible = "qcom,minidump_rm";
|
|
minidump_allowed;
|
|
};
|
|
|
|
rm-rpc {
|
|
vdevice-type = "rm-rpc";
|
|
generate = "/hypervisor/qcom,resource-mgr";
|
|
console-dev;
|
|
message-size = <0x000000f0>;
|
|
queue-depth = <0x00000008>;
|
|
qcom,label = <0x1>;
|
|
};
|
|
|
|
virtio-mmio@0 {
|
|
vdevice-type = "virtio-mmio";
|
|
generate = "/virtio-mmio";
|
|
peer-default;
|
|
vqs-num = <0x1>;
|
|
push-compatible = "virtio,mmio";
|
|
dma-coherent;
|
|
dma_base = <0x0 0x0>;
|
|
memory {
|
|
qcom,label = <0x13>;
|
|
#address-cells = <0x2>;
|
|
base = <0x0 0xFFEFC000>;
|
|
};
|
|
};
|
|
|
|
swiotlb-shm {
|
|
vdevice-type = "shm";
|
|
generate = "/swiotlb";
|
|
push-compatible = "swiotlb";
|
|
peer-default;
|
|
dma_base = <0x0 0x4000>;
|
|
memory {
|
|
qcom,label = <0x14>;
|
|
#address-cells = <0x2>;
|
|
base = <0x0 0xFFF00000>;
|
|
};
|
|
};
|
|
|
|
test-dbl-oemvm {
|
|
vdevice-type = "doorbell";
|
|
generate = "/hypervisor/test-dbl-oemvm";
|
|
qcom,label = <0x5>;
|
|
peer-default;
|
|
};
|
|
|
|
test-dbl-oemvm-source {
|
|
vdevice-type = "doorbell-source";
|
|
generate = "/hypervisor/test-dbl-oemvm-source";
|
|
qcom,label = <0x5>;
|
|
peer-default;
|
|
};
|
|
|
|
test-msgq-oemvm {
|
|
vdevice-type = "message-queue-pair";
|
|
generate = "/hypervisor/test-msgq-oemvm-pair";
|
|
message-size = <0xf0>;
|
|
queue-depth = <0x8>;
|
|
qcom,label = <0x5>;
|
|
peer-default;
|
|
};
|
|
|
|
msgqsock-msgq-pair {
|
|
vdevice-type = "message-queue-pair";
|
|
generate = "/hypervisor/msgqsock-msgq-pair";
|
|
message-size = <0xf0>;
|
|
queue-depth = <0x8>;
|
|
peer = "vm-name:qcom,trustedvm";
|
|
qcom,label = <0x3>;
|
|
};
|
|
|
|
mem-buf-message-queue-pair {
|
|
vdevice-type = "message-queue-pair";
|
|
generate = "/hypervisor/membuf-msgq-pair";
|
|
message-size = <0x000000f0>;
|
|
queue-depth = <0x00000008>;
|
|
peer-default;
|
|
qcom,label = <0x000000C>;
|
|
};
|
|
|
|
qrtr-shm {
|
|
vdevice-type = "shm-doorbell";
|
|
generate = "/hypervisor/qrtr-shm";
|
|
push-compatible = "qcom,qrtr-gunyah-gen";
|
|
peer-default;
|
|
memory {
|
|
qcom,label = <0x8>;
|
|
allocate-base;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
firmware: firmware {
|
|
qcom_scm: scm {
|
|
compatible = "qcom,scm";
|
|
};
|
|
};
|
|
|
|
soc: soc { };
|
|
};
|
|
|
|
&soc {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges = <0 0 0 0xffffffff>;
|
|
compatible = "simple-bus";
|
|
|
|
psci {
|
|
compatible = "arm,psci-1.0";
|
|
method = "smc";
|
|
};
|
|
|
|
vgic: interrupt-controller@16000000 {
|
|
compatible = "arm,gic-v3";
|
|
interrupt-controller;
|
|
#interrupt-cells = <0x3>;
|
|
#redistributor-regions = <1>;
|
|
redistributor-stride = <0x0 0x40000>;
|
|
reg = <0x16000000 0x10000>, /* GICD */
|
|
<0x16080000 0x200000>; /* GICR * 8 */
|
|
};
|
|
|
|
arch_timer: timer {
|
|
compatible = "arm,armv8-timer";
|
|
always-on;
|
|
interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,
|
|
<GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,
|
|
<GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,
|
|
<GIC_PPI 12 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>;
|
|
clock-frequency = <19200000>;
|
|
};
|
|
|
|
qcom,mem-buf {
|
|
compatible = "qcom,mem-buf";
|
|
qcom,mem-buf-capabilities = "consumer";
|
|
qcom,ipa-range = <0x0 0x0 0xf 0xffffffff>;
|
|
qcom,dmabuf-ipa-size = <0x1 0x00000000>; /* 4GB IPA space for dmabuf */
|
|
qcom,vmid = <49>;
|
|
};
|
|
|
|
qcom,mem-buf-msgq {
|
|
compatible = "qcom,mem-buf-msgq";
|
|
qcom,msgq-names = "oem_vm";
|
|
};
|
|
|
|
virtio_mem_device {
|
|
compatible = "qcom,virtio-mem";
|
|
/* Must be memory_block_size_bytes() aligned */
|
|
qcom,max-size = <0x0 0x10000000>;
|
|
qcom,ipa-range = <0x0 0x0 0xf 0xffffffff>;
|
|
qcom,block-size = <0x400000>;
|
|
};
|
|
|
|
qcom,test-dbl-oemvm {
|
|
compatible = "qcom,gh-dbl";
|
|
qcom,label = <0x5>;
|
|
};
|
|
|
|
qcom,test-msgq-oemvm {
|
|
compatible = "qcom,gh-msgq-test";
|
|
gunyah-label = <0x5>;
|
|
affinity = <0>;
|
|
};
|
|
|
|
qcom,gh-qtimer@1680b000 {
|
|
compatible = "qcom,gh-qtmr";
|
|
reg = <0x1680b000 0x1000>;
|
|
reg-names = "qtmr-base";
|
|
interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
|
|
interrupt-names = "qcom,qtmr-intr";
|
|
qcom,secondary;
|
|
};
|
|
|
|
qcom_smcinvoke {
|
|
compatible = "qcom,smcinvoke";
|
|
};
|
|
|
|
qtee_shmbridge {
|
|
compatible = "qcom,tee-shared-memory-bridge";
|
|
qcom,custom-bridge-size = <512>;
|
|
qcom,support-hypervisor;
|
|
};
|
|
|
|
qcom,qrtr {
|
|
compatible = "qcom,qrtr";
|
|
qcom,node-id = <21>;
|
|
};
|
|
|
|
qrtr-gunyah {
|
|
compatible = "qcom,qrtr-gunyah";
|
|
gunyah-label = <8>;
|
|
};
|
|
|
|
qmsgq-gunyah {
|
|
compatible = "qcom,qmsgq-gh";
|
|
msgq-label = <3>;
|
|
};
|
|
};
|
|
#include "sun-vm-dma-heaps.dtsi"
|