24e6ec54d7
Add clock controller bindings for GCC/GPUCC/DISPCC/DEBUGCC on Monaco Platform. Add clock controller bindings for RPMCC for Monaco, Khaje and Holi platform. Change-Id: I98e6b2094daabc6e6b8b450a397ea3c19799b50a Signed-off-by: Prerna Singh <quic_prersing@quicinc.com>
100 lines
2.4 KiB
YAML
100 lines
2.4 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/clock/qcom,gpucc.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Qualcomm Technologies, Inc. Graphics Clock & Reset Controller
|
|
|
|
maintainers:
|
|
- Taniya Das <tdas@codeaurora.org>
|
|
|
|
description: |
|
|
Graphics clock control module which supports the clocks, resets and
|
|
power domains on Qualcomm SoCs.
|
|
|
|
See also:
|
|
dt-bindings/clock/qcom,gpucc-sdm845.h
|
|
dt-bindings/clock/qcom,gpucc-sc7180.h
|
|
dt-bindings/clock/qcom,gpucc-sc7280.h
|
|
dt-bindings/clock/qcom,gpucc-sc8280xp.h
|
|
dt-bindings/clock/qcom,sm4450-gpucc.h
|
|
dt-bindings/clock/qcom,gpucc-sm6350.h
|
|
dt-bindings/clock/qcom,gpucc-sm8150.h
|
|
dt-bindings/clock/qcom,gpucc-sm8250.h
|
|
dt-bindings/clock/qcom,gpucc-pineapple.h
|
|
dt-bindings/clock/qcom,gpucc-sun.h
|
|
dt-bindings/clock/qcom,gpucc-parrot.h
|
|
dt-bindings/clock/qcom,gpucc-monaco.h
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- qcom,sdm845-gpucc
|
|
- qcom,sc7180-gpucc
|
|
- qcom,sc7280-gpucc
|
|
- qcom,sc8180x-gpucc
|
|
- qcom,sc8280xp-gpucc
|
|
- qcom,sm4450-gpucc
|
|
- qcom,sm6350-gpucc
|
|
- qcom,sm8150-gpucc
|
|
- qcom,sm8250-gpucc
|
|
- qcom,pineapple-gpucc
|
|
- qcom,sun-gpucc
|
|
- qcom,parrot-gpucc
|
|
- qcom,monaco-gpucc
|
|
|
|
clocks:
|
|
items:
|
|
- description: Board XO source
|
|
- description: GPLL0 main branch source
|
|
- description: GPLL0 div branch source
|
|
|
|
clock-names:
|
|
items:
|
|
- const: bi_tcxo
|
|
- const: gcc_gpu_gpll0_clk_src
|
|
- const: gcc_gpu_gpll0_div_clk_src
|
|
|
|
'#clock-cells':
|
|
const: 1
|
|
|
|
'#reset-cells':
|
|
const: 1
|
|
|
|
'#power-domain-cells':
|
|
const: 1
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- clocks
|
|
- clock-names
|
|
- '#clock-cells'
|
|
- '#reset-cells'
|
|
- '#power-domain-cells'
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/clock/qcom,gcc-sdm845.h>
|
|
#include <dt-bindings/clock/qcom,rpmh.h>
|
|
clock-controller@5090000 {
|
|
compatible = "qcom,sdm845-gpucc";
|
|
reg = <0x05090000 0x9000>;
|
|
clocks = <&rpmhcc RPMH_CXO_CLK>,
|
|
<&gcc GCC_GPU_GPLL0_CLK_SRC>,
|
|
<&gcc GCC_GPU_GPLL0_DIV_CLK_SRC>;
|
|
clock-names = "bi_tcxo",
|
|
"gcc_gpu_gpll0_clk_src",
|
|
"gcc_gpu_gpll0_div_clk_src";
|
|
#clock-cells = <1>;
|
|
#reset-cells = <1>;
|
|
#power-domain-cells = <1>;
|
|
};
|
|
...
|