6f18ce8026
Add snapshot of device tree bindings from keystone common kernel, branch
"android-mainline-keystone-qcom-release" at c4c12103f9c0 ("Snap for 9228065
from e32903b9a63bb558df8b803b076619c53c16baad to
android-mainline-keystone-qcom-release").
Change-Id: I7682079615cbd9f29340a5c1f2a1d84ec441a1f1
Signed-off-by: Melody Olvera <quic_molvera@quicinc.com>
32 lines
876 B
Plaintext
32 lines
876 B
Plaintext
Lantiq SoC ASC serial controller
|
|
|
|
Required properties:
|
|
- compatible : Should be "lantiq,asc"
|
|
- reg : Address and length of the register set for the device
|
|
- interrupts: the 3 (tx rx err) interrupt numbers. The interrupt specifier
|
|
depends on the interrupt-parent interrupt controller.
|
|
|
|
Optional properties:
|
|
- clocks: Should contain frequency clock and gate clock
|
|
- clock-names: Should be "freq" and "asc"
|
|
|
|
Example:
|
|
|
|
asc0: serial@16600000 {
|
|
compatible = "lantiq,asc";
|
|
reg = <0x16600000 0x100000>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <GIC_SHARED 103 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SHARED 105 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SHARED 106 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&cgu CLK_SSX4>, <&cgu GCLK_UART>;
|
|
clock-names = "freq", "asc";
|
|
};
|
|
|
|
asc1: serial@e100c00 {
|
|
compatible = "lantiq,asc";
|
|
reg = <0xE100C00 0x400>;
|
|
interrupt-parent = <&icu0>;
|
|
interrupts = <112 113 114>;
|
|
};
|