6f18ce8026
Add snapshot of device tree bindings from keystone common kernel, branch
"android-mainline-keystone-qcom-release" at c4c12103f9c0 ("Snap for 9228065
from e32903b9a63bb558df8b803b076619c53c16baad to
android-mainline-keystone-qcom-release").
Change-Id: I7682079615cbd9f29340a5c1f2a1d84ec441a1f1
Signed-off-by: Melody Olvera <quic_molvera@quicinc.com>
70 lines
1.7 KiB
YAML
70 lines
1.7 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
# Copyright 2020 Arm Ltd.
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/perf/arm,cmn.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Arm CMN (Coherent Mesh Network) Performance Monitors
|
|
|
|
maintainers:
|
|
- Robin Murphy <robin.murphy@arm.com>
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- arm,cmn-600
|
|
- arm,cmn-650
|
|
- arm,cmn-700
|
|
- arm,ci-700
|
|
|
|
reg:
|
|
items:
|
|
- description: Physical address of the base (PERIPHBASE) and
|
|
size of the configuration address space.
|
|
|
|
interrupts:
|
|
minItems: 1
|
|
items:
|
|
- description: Overflow interrupt for DTC0
|
|
- description: Overflow interrupt for DTC1
|
|
- description: Overflow interrupt for DTC2
|
|
- description: Overflow interrupt for DTC3
|
|
description: One interrupt for each DTC domain implemented must
|
|
be specified, in order. DTC0 is always present.
|
|
|
|
arm,root-node:
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
description: Offset from PERIPHBASE of CMN-600's configuration
|
|
discovery node (see TRM definition of ROOTNODEBASE). Not
|
|
relevant for newer CMN/CI products.
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- interrupts
|
|
|
|
if:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
const: arm,cmn-600
|
|
then:
|
|
required:
|
|
- arm,root-node
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
|
pmu@50000000 {
|
|
compatible = "arm,cmn-600";
|
|
reg = <0x50000000 0x4000000>;
|
|
/* 4x2 mesh with one DTC, and CFG node at 0,1,1,0 */
|
|
interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
|
|
arm,root-node = <0x104000>;
|
|
};
|
|
...
|