36d1df1da9
qrtr-genpool bindings snapshot from qcom-6.1 branch
commit
5c6b45ebf246("ARM: dts: msm: add touch driver device
nodes for holi pro").
Then fix format isuues to pass YAML validation.
Change-Id: Id872a96abf98368281fe16f622055658ff26f4ab
Signed-off-by: leihan <quic_leihan@quicinc.com>
64 lines
1.9 KiB
YAML
64 lines
1.9 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: "http://devicetree.org/schemas/net/qrtr-genpool.yaml#"
|
|
$schema: "http://devicetree.org/meta-schemas/core.yaml#"
|
|
|
|
title: QRTR Genpool FIFO Transport Configuration
|
|
|
|
maintainers:
|
|
- Tony Truong
|
|
- Lei Han <quic_leihan@quicinc.com>
|
|
|
|
description: |
|
|
Configuration properties for the QRTR Genpool FIFO Transport. This
|
|
configuration is to instantiate a transport for IPC Router protocol
|
|
communication between Virtual Machine and Digital Signal Processor subsystem.
|
|
|
|
properties:
|
|
compatible:
|
|
const: qcom,qrtr-genpool
|
|
|
|
gen-pool:
|
|
$ref: /schemas/types.yaml#/definitions/phandle
|
|
maxItems: 1
|
|
description:
|
|
Phandle reference to a client which has a dedicated memory region for
|
|
sharing between Virtual Machine and Digital Signal Processor subsystem.
|
|
|
|
interrupts:
|
|
description: |
|
|
IRQs for setting up and transferring data from and to an edge.
|
|
items:
|
|
- description: IRQ from an edge to check if FIFO and memory is setup
|
|
- description: IRQ from an edge informing there is data to consume
|
|
|
|
mboxes:
|
|
description: |
|
|
List of phandles to mailbox channels used for setting up and transferring
|
|
data from and to an edge.
|
|
items:
|
|
- description: mailbox for signaling an edge that FIFO and memory is setup
|
|
- description: mailbox for signaling an edge there is data to consume
|
|
|
|
required:
|
|
- compatible
|
|
- gen-pool
|
|
- interrupt-parent
|
|
- interrupts
|
|
- mboxes
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
qrtr-genpool {
|
|
compatible = "qcom,qrtr-genpool";
|
|
gen-pool = <&fastrpc_compute_cb1>;
|
|
interrupt-parent = <&ipcc_mproc_ns1>;
|
|
interrupts = <IPCC_CLIENT_CDSP 0 IRQ_TYPE_EDGE_RISING>,
|
|
<IPCC_CLIENT_CDSP 1 IRQ_TYPE_EDGE_RISING>;
|
|
mboxes = <&ipcc_mproc_ns1 IPCC_CLIENT_CDSP 0>,
|
|
<&ipcc_mproc_ns1 IPCC_CLIENT_CDSP 1>;
|
|
};
|