6f18ce8026
Add snapshot of device tree bindings from keystone common kernel, branch
"android-mainline-keystone-qcom-release" at c4c12103f9c0 ("Snap for 9228065
from e32903b9a63bb558df8b803b076619c53c16baad to
android-mainline-keystone-qcom-release").
Change-Id: I7682079615cbd9f29340a5c1f2a1d84ec441a1f1
Signed-off-by: Melody Olvera <quic_molvera@quicinc.com>
31 lines
862 B
Plaintext
31 lines
862 B
Plaintext
TI CPSW Phy mode Selection Device Tree Bindings (DEPRECATED)
|
|
-----------------------------------------------
|
|
|
|
Required properties:
|
|
- compatible : Should be "ti,am3352-cpsw-phy-sel" for am335x platform and
|
|
"ti,dra7xx-cpsw-phy-sel" for dra7xx platform
|
|
"ti,am43xx-cpsw-phy-sel" for am43xx platform
|
|
- reg : physical base address and size of the cpsw
|
|
registers map
|
|
- reg-names : names of the register map given in "reg" node
|
|
|
|
Optional properties:
|
|
-rmii-clock-ext : If present, the driver will configure the RMII
|
|
interface to external clock usage
|
|
|
|
Examples:
|
|
|
|
phy_sel: cpsw-phy-sel@44e10650 {
|
|
compatible = "ti,am3352-cpsw-phy-sel";
|
|
reg= <0x44e10650 0x4>;
|
|
reg-names = "gmii-sel";
|
|
};
|
|
|
|
(or)
|
|
phy_sel: cpsw-phy-sel@44e10650 {
|
|
compatible = "ti,am3352-cpsw-phy-sel";
|
|
reg= <0x44e10650 0x4>;
|
|
reg-names = "gmii-sel";
|
|
rmii-clock-ext;
|
|
};
|