6f18ce8026
Add snapshot of device tree bindings from keystone common kernel, branch
"android-mainline-keystone-qcom-release" at c4c12103f9c0 ("Snap for 9228065
from e32903b9a63bb558df8b803b076619c53c16baad to
android-mainline-keystone-qcom-release").
Change-Id: I7682079615cbd9f29340a5c1f2a1d84ec441a1f1
Signed-off-by: Melody Olvera <quic_molvera@quicinc.com>
29 lines
811 B
Plaintext
29 lines
811 B
Plaintext
Aspeed BMC SoC EDAC node
|
|
|
|
The Aspeed BMC SoC supports DDR3 and DDR4 memory with and without ECC (error
|
|
correction check).
|
|
|
|
The memory controller supports SECDED (single bit error correction, double bit
|
|
error detection) and single bit error auto scrubbing by reserving 8 bits for
|
|
every 64 bit word (effectively reducing available memory to 8/9).
|
|
|
|
Note, the bootloader must configure ECC mode in the memory controller.
|
|
|
|
|
|
Required properties:
|
|
- compatible: should be one of
|
|
- "aspeed,ast2400-sdram-edac"
|
|
- "aspeed,ast2500-sdram-edac"
|
|
- "aspeed,ast2600-sdram-edac"
|
|
- reg: sdram controller register set should be <0x1e6e0000 0x174>
|
|
- interrupts: should be AVIC interrupt #0
|
|
|
|
|
|
Example:
|
|
|
|
edac: sdram@1e6e0000 {
|
|
compatible = "aspeed,ast2500-sdram-edac";
|
|
reg = <0x1e6e0000 0x174>;
|
|
interrupts = <0>;
|
|
};
|