6f18ce8026
Add snapshot of device tree bindings from keystone common kernel, branch
"android-mainline-keystone-qcom-release" at c4c12103f9c0 ("Snap for 9228065
from e32903b9a63bb558df8b803b076619c53c16baad to
android-mainline-keystone-qcom-release").
Change-Id: I7682079615cbd9f29340a5c1f2a1d84ec441a1f1
Signed-off-by: Melody Olvera <quic_molvera@quicinc.com>
46 lines
913 B
YAML
46 lines
913 B
YAML
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/clock/mstar,msc313-cpupll.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: MStar/Sigmastar MSC313 CPU PLL
|
|
|
|
maintainers:
|
|
- Daniel Palmer <daniel@thingy.jp>
|
|
|
|
description: |
|
|
The MStar/SigmaStar MSC313 and later ARMv7 chips have a scalable
|
|
PLL that can be used as the clock source for the CPU(s).
|
|
|
|
properties:
|
|
compatible:
|
|
const: mstar,msc313-cpupll
|
|
|
|
"#clock-cells":
|
|
const: 1
|
|
|
|
clocks:
|
|
maxItems: 1
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
required:
|
|
- compatible
|
|
- "#clock-cells"
|
|
- clocks
|
|
- reg
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/clock/mstar-msc313-mpll.h>
|
|
cpupll: cpupll@206400 {
|
|
compatible = "mstar,msc313-cpupll";
|
|
reg = <0x206400 0x200>;
|
|
#clock-cells = <1>;
|
|
clocks = <&mpll MSTAR_MSC313_MPLL_DIV2>;
|
|
};
|