dt-bindings: Move qcom,cycle-cntr.yaml to correct location
Bindings file for WALT cycle counter driver is in incorrect location. Move it to the correct location where all other bindings files are present. Change-Id: I9e8ef0a87ac6b311931535a82ccf3c784bcdc896 Signed-off-by: Sai Harshini Nimmala <quic_snimmala@quicinc.com>
This commit is contained in:
44
bindings/soc/qcom/qcom,cycle-cntr.yaml
Normal file
44
bindings/soc/qcom/qcom,cycle-cntr.yaml
Normal file
@@ -0,0 +1,44 @@
|
||||
# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
|
||||
%YAML 1.2
|
||||
---
|
||||
$id: http://devicetree.org/schemas/soc/qcom/qcom,cycle-cntr.yaml#
|
||||
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||||
|
||||
title: Qualcomm Technologies, Inc. (QTI) Cycle Counter Driver
|
||||
|
||||
maintainers:
|
||||
- Sai Harshini Nimmala <quic_snimmala@quicinc.com>
|
||||
|
||||
description: |
|
||||
|
||||
The various cycle counter drivers are used to read the cycle counter registers of the appropriate HW used in the Qualcomm Technologies, Inc. SoC.
|
||||
|
||||
properties:
|
||||
compatible:
|
||||
oneOf:
|
||||
- description: OSM cpufreq HW
|
||||
items:
|
||||
- const: qcom,cycle-cntr-hw
|
||||
|
||||
- description: EPSS cpufreq HW
|
||||
items:
|
||||
- const: qcom,epss
|
||||
|
||||
- description: NCC GCLK HW
|
||||
items:
|
||||
- const: qcom,gclk
|
||||
reg:
|
||||
items:
|
||||
- description: Frequency domain 0 register region
|
||||
- description: Frequency domain 1 register region
|
||||
- description: Frequency domain 2 register region
|
||||
- description: Frequency domain 3 register region
|
||||
|
||||
reg-names:
|
||||
items:
|
||||
- const: freq-domain0
|
||||
- const: freq-domain1
|
||||
- const: freq-domain2
|
||||
- const: freq-domain3
|
||||
|
||||
additionalProperties: false
|
Reference in New Issue
Block a user