ARM: dts: msm: Add memory and clock support for Parrot-VM

Add memory and clock support for qup for Parrot-VM target.

Change-Id: I2bdd7fea970fafc9c245277c31d5dc4003294734
Signed-off-by: Prakash Yadachi <quic_pyadachi@quicinc.com>
This commit is contained in:
Prakash Yadachi
2024-08-19 11:57:33 +05:30
parent 30a6c6b4d7
commit b097308d9e

View File

@@ -4,6 +4,7 @@
*/ */
#include "waipio-vm.dtsi" #include "waipio-vm.dtsi"
#include <dt-bindings/clock/qcom,gcc-parrot.h>
/ { / {
qcom,msm-id = <537 0x10000>, <583 0x10000>, <613 0x10000>, <631 0x10000>, qcom,msm-id = <537 0x10000>, <583 0x10000>, <613 0x10000>, <631 0x10000>,
@@ -35,6 +36,13 @@
status = "disabled"; status = "disabled";
}; };
gcc: clock-controller@100000 {
compatible = "qcom,dummycc";
clock-output-names = "gcc_clocks";
#clock-cells = <1>;
#reset-cells = <1>;
};
vgic: interrupt-controller@17200000 { vgic: interrupt-controller@17200000 {
compatible = "arm,gic-v3"; compatible = "arm,gic-v3";
interrupt-controller; interrupt-controller;
@@ -74,7 +82,8 @@
/delete-node/ spi@990000; /delete-node/ spi@990000;
qup_iommu_group: qup_common_iommu_group { qup_iommu_group: qup_common_iommu_group {
qcom,iommu-dma-addr-pool = <0x00020000 0xfffe0000>; iommu-addresses = <&gpi_dma1 0x00000000 0x00020000>,
<&qupv3_1 0x00000000 0x00020000>;
}; };
gpi_dma1: qcom,gpi-dma@a00000 { gpi_dma1: qcom,gpi-dma@a00000 {
@@ -84,6 +93,7 @@
reg-names = "gpi-top"; reg-names = "gpi-top";
iommus = <&apps_smmu 0x418 0x0>; iommus = <&apps_smmu 0x418 0x0>;
qcom,iommu-group = <&qup_iommu_group>; qcom,iommu-group = <&qup_iommu_group>;
memory-region = <&qup_iommu_group>;
dma-coherent; dma-coherent;
interrupts = <GIC_SPI 279 IRQ_TYPE_LEVEL_HIGH>, interrupts = <GIC_SPI 279 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 280 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 280 IRQ_TYPE_LEVEL_HIGH>,
@@ -109,9 +119,16 @@
qupv3_1: qcom,qupv3_1_geni_se@ac0000 { qupv3_1: qcom,qupv3_1_geni_se@ac0000 {
compatible = "qcom,geni-se-qup"; compatible = "qcom,geni-se-qup";
reg = <0xac0000 0x2000>; reg = <0xac0000 0x2000>;
#address-cells = <1>;
#size-cells = <1>;
clock-names = "m-ahb", "s-ahb";
clocks = <&gcc GCC_QUPV3_WRAP_1_M_AHB_CLK>,
<&gcc GCC_QUPV3_WRAP_1_S_AHB_CLK>;
iommus = <&apps_smmu 0x418 0x0>; iommus = <&apps_smmu 0x418 0x0>;
qcom,iommu-group = <&qup_iommu_group>; qcom,iommu-group = <&qup_iommu_group>;
memory-region = <&qup_iommu_group>;
dma-coherent; dma-coherent;
ranges;
status = "ok"; status = "ok";
/* TUI over I2C */ /* TUI over I2C */