samsung_sm8750/android_kernel_samsung_sm8750-devicetrees
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

ARM: dts: msm: Modify interconnect bus bw config based on DDR type

Browse Source 
Modify interconnect bus bw config based on DDR TYPE in tuna-wcn7750
kera-wcn7750 dtsi.

Change-Id: I6be90ea224c6cd1872ec399cf709f4736aa156e9
CRs-Fixed: 4057869
This commit is contained in:
Prateek Patil
2025-02-10 14:47:31 +05:30
parent 7d8bc87719
commit a168cc8b81
2 changed files with 133 additions and 74 deletions
Download Patch File Download Diff File Expand all files Collapse all files

126
kera-wcn7750.dtsi
View File

@@ -146,44 +146,96 @@
qcom,icc-path-count = <2>;
qcom,bus-bw-cfg-count = <9>;
qcom,bus-bw-cfg =
/** ICC Path 1 **/
<0 0>, /* no vote */
/* idle: 0-18 Mbps snoc/anoc: 100 Mhz */
<2250 1200000>,
/* low: 18-60 Mbps snoc/anoc: 100 Mhz */
<7500 1200000>,
/* medium: 60-240 Mbps snoc/anoc: 100 Mhz */
<30000 1200000>,
/* high: 240-1200 Mbps snoc/anoc: 100 Mhz */
<100000 1200000>,
/* very high: > 1200 Mbps snoc/anoc: 403 Mhz */
<175000 3224000>,
/* ultra high: DBS mode snoc/anoc: 403 Mhz */
<312500 3224000>,
/* super high: DBS mode snoc/anoc: 533 Mhz */
<587500 4264000>,
/* low (latency critical): 18-60 Mbps snoc/anoc: 200 Mhz */
<7500 1600000>,
/** ICC Path 2 **/
<0 0>,
/* idle: 0-18 Mbps ddr: 451.2 MHz */
<2250 2188800>,
/* low: 18-60 Mbps ddr: 451.2 MHz */
<7500 2188800>,
/* medium: 60-240 Mbps ddr: 451.2 MHz */
<30000 2188800>,
/* high: 240-1200 Mbps ddr: 451.2 MHz */
<100000 2188800>,
/* very high: > 1200 Mbps ddr: 1555 MHz */
<175000 6220800>,
/* ultra high: DBS mode ddr: 2092 MHz */
<312500 8368000>,
/* super high: DBS mode ddr: 3.2 GHz */
<587500 12800000>,
/* low (latency critical): 18-60 Mbps ddr: 451.2 MHz */
<7500 2188800>;
/* ddr_type = 8(LPDDR5) */
ddr_cfg@0 {
ddr_type = <8>;
qcom,bus-bw-cfg =
/** ICC Path 1 **/
<0 0>, /* no vote */
/* idle: 0-18 Mbps snoc/anoc: 100 Mhz */
<2250 800000>,
/* low: 18-60 Mbps snoc/anoc: 100 Mhz */
<7500 800000>,
/* medium: 60-240 Mbps snoc/anoc: 100 Mhz */
<30000 800000>,
/* high: 240-1200 Mbps snoc/anoc: 100 Mhz */
<100000 800000>,
/* very high: > 1200 Mbps snoc/anoc: 200 Mhz */
<175000 1600000>,
/* ultra high: DBS mode snoc/anoc: 200 Mhz */
<312500 1600000>,
/* super high: DBS mode snoc/anoc: 403 Mhz */
<587500 3224000>,
/* low (latency critical): 18-60 Mbps snoc/anoc: 200 Mhz */
<7500 1600000>,
/** ICC Path 2 **/
<0 0>,
/* idle: 0-18 Mbps ddr: 547 MHz */
<2250 2500800>,
/* low: 18-60 Mbps ddr: 547 MHz */
<7500 2500800>,
/* medium: 60-240 Mbps ddr: 547 MHz */
<30000 2500800>,
/* high: 240-1200 Mbps ddr: 547 MHz */
<100000 2500800>,
/* very high: > 1200 Mbps ddr: 1555 MHz */
<175000 7108800>,
/* ultra high: DBS mode ddr: 2092 MHz */
<312500 9566400>,
/* super high: DBS mode ddr: 3.2 GHz */
<587500 14569200>,
/* low (latency critical): 18-60 Mbps ddr: 547 MHz */
<7500 2500800>;
};
/* ddr_type = 7(LPDDR4) */
ddr_cfg@1 {
ddr_type = <7>;
qcom,bus-bw-cfg =
/** ICC Path 1 **/
<0 0>, /* no vote */
/* idle: 0-18 Mbps snoc/anoc: 100 Mhz */
<2250 800000>,
/* low: 18-60 Mbps snoc/anoc: 100 Mhz */
<7500 800000>,
/* medium: 60-240 Mbps snoc/anoc: 100 Mhz */
<30000 800000>,
/* high: 240-1200 Mbps snoc/anoc: 100 Mhz */
<100000 800000>,
/* very high: > 1200 Mbps snoc/anoc: 200 Mhz */
<175000 1600000>,
/* ultra high: DBS mode snoc/anoc: 200 Mhz */
<312500 1600000>,
/* super high: DBS mode snoc/anoc: 403 Mhz */
<587500 3224000>,
/* low (latency critical): 18-60 Mbps snoc/anoc: 200 Mhz */
<7500 1600000>,
/** ICC Path 2 **/
<0 0>,
/* idle: 0-18 Mbps ddr: 547 MHz */
<2250 2500800>,
/* low: 18-60 Mbps ddr: 547 MHz */
<7500 2500800>,
/* medium: 60-240 Mbps ddr: 547 MHz */
<30000 2500800>,
/* high: 240-1200 Mbps ddr: 547 MHz */
<100000 2500800>,
/* very high: > 1200 Mbps ddr: 1555 MHz */
<175000 7108800>,
/* ultra high: DBS mode ddr: 2092 MHz */
<312500 9566400>,
/* super high: DBS mode ddr: 3.2 GHz */
<587500 14569200>,
/* low (latency critical): 18-60 Mbps ddr: 547 MHz */
<7500 2500800>;
};
icnss_cdev_apss: qcom,icnss_cdev1 {
#cooling-cells = <2>;

81
tuna-wcn7750.dtsi
View File

@@ -139,44 +139,51 @@
qcom,icc-path-count = <2>;
qcom,bus-bw-cfg-count = <9>;
qcom,bus-bw-cfg =
/** ICC Path 1 **/
<0 0>, /* no vote */
/* idle: 0-18 Mbps snoc/anoc: 100 Mhz */
<2250 400000>,
/* low: 18-60 Mbps snoc/anoc: 100 Mhz */
<7500 400000>,
/* medium: 60-240 Mbps snoc/anoc: 100 Mhz */
<30000 400000>,
/* high: 240-1200 Mbps snoc/anoc: 100 Mhz */
<100000 400000>,
/* very high: > 1200 Mbps snoc/anoc: 200 Mhz */
<175000 800000>,
/* ultra high: DBS mode snoc/anoc: 200 Mhz */
<312500 800000>,
/* super high: DBS mode snoc/anoc: 403 Mhz */
<587500 1612000>,
/* low (latency critical): 18-60 Mbps snoc/anoc: 200 Mhz */
<7500 800000>,
/** ICC Path 2 **/
<0 0>,
/* idle: 0-18 Mbps ddr: 547 MHz */
<2250 2188800>,
/* low: 18-60 Mbps ddr: 547 MHz */
<7500 2188800>,
/* medium: 60-240 Mbps ddr: 547 MHz */
<30000 2188800>,
/* high: 240-1200 Mbps ddr: 547 MHz */
<100000 2188800>,
/* very high: > 1200 Mbps ddr: 1555 MHz */
<175000 6220800>,
/* ultra high: DBS mode ddr: 2092 MHz */
<312500 8371200>,
/* super high: DBS mode ddr: 3.2 GHz */
<587500 14745600>,
/* low (latency critical): 18-60 Mbps ddr: 2092 MHz */
<7500 8371200>;
/* ddr_type = 8(LPDDR5) */
ddr_cfg@0 {
ddr_type = <8>;
qcom,bus-bw-cfg =
/** ICC Path 1 **/
<0 0>, /* no vote */
/* idle: 0-18 Mbps snoc/anoc: 100 Mhz */
<2250 400000>,
/* low: 18-60 Mbps snoc/anoc: 100 Mhz */
<7500 400000>,
/* medium: 60-240 Mbps snoc/anoc: 100 Mhz */
<30000 400000>,
/* high: 240-1200 Mbps snoc/anoc: 100 Mhz */
<100000 400000>,
/* very high: > 1200 Mbps snoc/anoc: 200 Mhz */
<175000 800000>,
/* ultra high: DBS mode snoc/anoc: 200 Mhz */
<312500 800000>,
/* super high: DBS mode snoc/anoc: 403 Mhz */
<587500 1612000>,
/* low (latency critical): 18-60 Mbps snoc/anoc: 200 Mhz */
<7500 800000>,
/** ICC Path 2 **/
<0 0>,
/* idle: 0-18 Mbps ddr: 547 MHz */
<2250 2188800>,
/* low: 18-60 Mbps ddr: 547 MHz */
<7500 2188800>,
/* medium: 60-240 Mbps ddr: 547 MHz */
<30000 2188800>,
/* high: 240-1200 Mbps ddr: 547 MHz */
<100000 2188800>,
/* very high: > 1200 Mbps ddr: 1555 MHz */
<175000 6220800>,
/* ultra high: DBS mode ddr: 2092 MHz */
<312500 8371200>,
/* super high: DBS mode ddr: 3.2 GHz */
<587500 14745600>,
/* low (latency critical): 18-60 Mbps ddr: 2092 MHz */
<7500 8371200>;
};
icnss_cdev_apss: qcom,icnss_cdev1 {
#cooling-cells = <2>;