ARM: dts: msm: enable display cesta on kera target
Add display cesta related DT node on kera target. Move the GDSC & MDP core clock from MDP to cesta node, as it will be controlled through cesta. Add the cesta related register offsets in trusted-vm DT. Change-Id: I1f777f3402d8a4d7d57ca889206a4095447abb7d Signed-off-by: Sailesh Reddy Male <quic_reddymal@quicinc.com>
This commit is contained in:
committed by
Vishvanath Singh
parent
7603d11550
commit
97a28e65f9
@@ -1,6 +1,6 @@
|
||||
// SPDX-License-Identifier: BSD-3-Clause
|
||||
/*
|
||||
* Copyright (c) 2024 Qualcomm Innovation Center, Inc. All rights reserved.
|
||||
* Copyright (c) 2024-2025 Qualcomm Innovation Center, Inc. All rights reserved.
|
||||
*/
|
||||
|
||||
#include <dt-bindings/clock/qcom,dispcc-tuna.h>
|
||||
@@ -36,6 +36,15 @@
|
||||
"sid_phys";
|
||||
|
||||
qcom,sde-vm-exclude-reg-names = "sid_phys";
|
||||
|
||||
qcom,tvm-include-reg = <0x0af20000 0x850>,
|
||||
<0xaf30000 0x60>,
|
||||
<0xaf31000 0x30>,
|
||||
<0xaf32000 0x30>,
|
||||
<0xaf33000 0x30>,
|
||||
<0xaf34000 0x30>,
|
||||
<0xaf35000 0x30>,
|
||||
<0xaf36000 0x30>;
|
||||
qcom,sde-hw-version = <0xC0040000>;
|
||||
|
||||
clocks = <&clock_cpucc GCC_DISP_AHB_CLK>,
|
||||
|
Reference in New Issue
Block a user