samsung_sm8750/android_kernel_samsung_sm8750-devicetrees
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

ARM: dts: msm: Add ipa_hw support for tuna

Browse Source 
Enable IPA HW Accelerator block on tuna.

Change-Id: If05494e399befc1b8f1fa87f49c506595d421515
Signed-off-by: Pavan Kumar M <quic_rpavan@quicinc.com>
This commit is contained in:
Pavan Kumar M
2024-10-08 19:51:13 +05:30
committed by Jagadeesh Ponduru
parent 3e0c9748fc
commit 85d2a86b03
3 changed files with 74 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
Kbuild
View File

@@ -35,6 +35,10 @@ ifeq ($(CONFIG_ARCH_RAVELIN),y)
dtbo-y += ravelin-ipa.dtbo dtbo-y += ravelin-ipa.dtbo
endif endif
ifeq ($(CONFIG_ARCH_TUNA),y)
dtbo-y += tuna-ipa.dtbo
endif
always-y := $(dtb-y) $(dtbo-y) always-y := $(dtb-y) $(dtbo-y)
subdir-y := $(dts-dirs) subdir-y := $(dts-dirs)
clean-files := *.dtb *.dtbo clean-files := *.dtb *.dtbo

22
tuna-ipa.dts Normal file
View File

@@ -0,0 +1,22 @@
// SPDX-License-Identifier: BSD-3-Clause
/*
* Copyright (c) 2024 Qualcomm Innovation Center, Inc. All rights reserved.
*/
/dts-v1/;
/plugin/;
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/soc/qcom,ipcc.h>
#include <dt-bindings/interconnect/qcom,tuna.h>
#include <dt-bindings/clock/qcom,gcc-tuna.h>
#include <dt-bindings/clock/qcom,rpmh.h>
#include "tuna-ipa.dtsi"
/ {
model = "Qualcomm Technologies, Inc. Tuna SOC";
compatible = "qcom,tuna";
qcom,msm-id = <655 0x10000>, <681 0x10000>;
qcom,board-id = <0 0>;
};

48
tuna-ipa.dtsi Normal file
View File

@@ -0,0 +1,48 @@
// SPDX-License-Identifier: BSD-3-Clause
/*
* Copyright (c) 2024 Qualcomm Innovation Center, Inc. All rights reserved.
*/
#include "ipa.dtsi"
&ipa_hw {
qcom,interconnect,num-cases = <5>;
qcom,interconnect,num-paths = <3>;
interrupts =
<0 654 IRQ_TYPE_LEVEL_HIGH>,
<0 432 IRQ_TYPE_LEVEL_HIGH>;
/* Low Latency pipe alloc factor */
qcom,ipa-gen-rx-ll-pool-sz-factor = <1>;
interconnects = <&aggre2_noc MASTER_IPA &gem_noc SLAVE_LLCC>,
<&mc_virt MASTER_LLCC &mc_virt SLAVE_EBI1>,
<&gem_noc MASTER_APPSS_PROC &cnoc_main SLAVE_IPA_CFG>;
interconnect-names = "ipa_to_llcc", "llcc_to_ebi1", "appss_to_ipa";
qcom,no-vote =
<0 0 0 0 0 0>;
qcom,svs2 =
<0 0 0 1300000 0 76800>;
qcom,svs =
<1200000 0 1200000 2800000 0 150000>;
qcom,nominal =
<2400000 0 2400000 5500000 0 400000>;
qcom,turbo =
<3600000 0 3600000 5500000 0 400000>;
qcom,bus-vector-names = "MIN", "SVS2", "SVS", "NOMINAL",
"TURBO";
};
&ipa_smmu_ap {
qcom,additional-mapping =
/* modem tables in IMEM */
<0x14683000 0x14683000 0x2000>;
};