dt-bindings: Add devicetree bindings
Add snapshot of device tree bindings from keystone common kernel, branch
"android-mainline-keystone-qcom-release" at c4c12103f9c0 ("Snap for 9228065
from e32903b9a63bb558df8b803b076619c53c16baad to
android-mainline-keystone-qcom-release").
Change-Id: I7682079615cbd9f29340a5c1f2a1d84ec441a1f1
Signed-off-by: Melody Olvera <quic_molvera@quicinc.com>
This commit is contained in:
68
bindings/iio/frequency/adf4371.yaml
Normal file
68
bindings/iio/frequency/adf4371.yaml
Normal file
@@ -0,0 +1,68 @@
|
||||
# SPDX-License-Identifier: GPL-2.0
|
||||
%YAML 1.2
|
||||
---
|
||||
$id: http://devicetree.org/schemas/iio/frequency/adf4371.yaml#
|
||||
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||||
|
||||
title: Analog Devices ADF4371/ADF4372 Wideband Synthesizers
|
||||
|
||||
maintainers:
|
||||
- Popa Stefan <stefan.popa@analog.com>
|
||||
|
||||
description: |
|
||||
Analog Devices ADF4371/ADF4372 SPI Wideband Synthesizers
|
||||
https://www.analog.com/media/en/technical-documentation/data-sheets/adf4371.pdf
|
||||
https://www.analog.com/media/en/technical-documentation/data-sheets/adf4372.pdf
|
||||
|
||||
properties:
|
||||
compatible:
|
||||
enum:
|
||||
- adi,adf4371
|
||||
- adi,adf4372
|
||||
|
||||
reg:
|
||||
maxItems: 1
|
||||
|
||||
clocks:
|
||||
description:
|
||||
Definition of the external clock (see clock/clock-bindings.txt)
|
||||
maxItems: 1
|
||||
|
||||
clock-names:
|
||||
description:
|
||||
Must be "clkin"
|
||||
maxItems: 1
|
||||
|
||||
adi,mute-till-lock-en:
|
||||
type: boolean
|
||||
description:
|
||||
If this property is present, then the supply current to RF8P and RF8N
|
||||
output stage will shut down until the ADF4371/ADF4372 achieves lock as
|
||||
measured by the digital lock detect circuitry.
|
||||
|
||||
required:
|
||||
- compatible
|
||||
- reg
|
||||
- clocks
|
||||
- clock-names
|
||||
|
||||
allOf:
|
||||
- $ref: /schemas/spi/spi-peripheral-props.yaml#
|
||||
|
||||
unevaluatedProperties: false
|
||||
|
||||
examples:
|
||||
- |
|
||||
spi0 {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
frequency@0 {
|
||||
compatible = "adi,adf4371";
|
||||
reg = <0>;
|
||||
spi-max-frequency = <1000000>;
|
||||
clocks = <&adf4371_clkin>;
|
||||
clock-names = "clkin";
|
||||
};
|
||||
};
|
||||
...
|
||||
190
bindings/iio/frequency/adi,adf4350.yaml
Normal file
190
bindings/iio/frequency/adi,adf4350.yaml
Normal file
@@ -0,0 +1,190 @@
|
||||
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
|
||||
%YAML 1.2
|
||||
---
|
||||
$id: http://devicetree.org/schemas/iio/frequency/adi,adf4350.yaml#
|
||||
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||||
|
||||
title: Analog Devices ADF4350/ADF4351 wideband synthesizer
|
||||
|
||||
maintainers:
|
||||
- Michael Hennerich <michael.hennerich@analog.com>
|
||||
|
||||
properties:
|
||||
compatible:
|
||||
enum:
|
||||
- adi,adf4350
|
||||
- adi,adf4351
|
||||
|
||||
reg:
|
||||
maxItems: 1
|
||||
|
||||
spi-max-frequency:
|
||||
maximum: 20000000
|
||||
|
||||
clocks:
|
||||
maxItems: 1
|
||||
description: Clock to provide CLKIN reference clock signal.
|
||||
|
||||
clock-names:
|
||||
const: clkin
|
||||
|
||||
gpios:
|
||||
maxItems: 1
|
||||
description: Lock detect GPIO.
|
||||
|
||||
adi,channel-spacing:
|
||||
$ref: /schemas/types.yaml#/definitions/uint32
|
||||
description:
|
||||
Channel spacing in Hz (influences MODULUS).
|
||||
|
||||
adi,power-up-frequency:
|
||||
$ref: /schemas/types.yaml#/definitions/uint32
|
||||
description:
|
||||
If set the PLL tunes to this frequency (in Hz) on driver probe.
|
||||
|
||||
adi,reference-div-factor:
|
||||
$ref: /schemas/types.yaml#/definitions/uint32
|
||||
description:
|
||||
If set the driver skips dynamic calculation and uses this default
|
||||
value instead.
|
||||
|
||||
adi,reference-doubler-enable:
|
||||
$ref: /schemas/types.yaml#/definitions/flag
|
||||
description: Enables reference doubler.
|
||||
|
||||
adi,reference-div2-enable:
|
||||
$ref: /schemas/types.yaml#/definitions/flag
|
||||
description: Enables reference divider.
|
||||
|
||||
adi,phase-detector-polarity-positive-enable:
|
||||
$ref: /schemas/types.yaml#/definitions/flag
|
||||
description: Enables positive phase detector polarity. Default negative.
|
||||
|
||||
adi,lock-detect-precision-6ns-enable:
|
||||
$ref: /schemas/types.yaml#/definitions/flag
|
||||
description: Enables 6ns lock detect precision. Default = 10ns.
|
||||
|
||||
adi,lock-detect-function-integer-n-enable:
|
||||
$ref: /schemas/types.yaml#/definitions/flag
|
||||
description:
|
||||
Enables lock detect for integer-N mode. Default = factional-N mode.
|
||||
|
||||
adi,charge-pump-current:
|
||||
$ref: /schemas/types.yaml#/definitions/uint32
|
||||
description: Charge pump current in mA. Default = 2500mA.
|
||||
|
||||
adi,muxout-select:
|
||||
$ref: /schemas/types.yaml#/definitions/uint32
|
||||
minimum: 0
|
||||
maximum: 6
|
||||
description: |
|
||||
On chip multiplexer output selection.
|
||||
Valid values for the multiplexer output are:
|
||||
0: Three-State Output (default)
|
||||
1: DVDD
|
||||
2: DGND
|
||||
3: R-Counter output
|
||||
4: N-Divider output
|
||||
5: Analog lock detect
|
||||
6: Digital lock detect
|
||||
|
||||
adi,low-spur-mode-enable:
|
||||
$ref: /schemas/types.yaml#/definitions/flag
|
||||
description: Enables low spur mode. Default = Low noise mode.
|
||||
|
||||
adi,cycle-slip-reduction-enable:
|
||||
$ref: /schemas/types.yaml#/definitions/flag
|
||||
description: Enables cycle slip reduction.
|
||||
|
||||
adi,charge-cancellation-enable:
|
||||
$ref: /schemas/types.yaml#/definitions/flag
|
||||
description:
|
||||
Enabled charge pump charge cancellation for integer-N modes.
|
||||
|
||||
adi,anti-backlash-3ns-enable:
|
||||
$ref: /schemas/types.yaml#/definitions/flag
|
||||
description:
|
||||
Enables 3ns antibacklash pulse width for integer-N modes.
|
||||
|
||||
adi,band-select-clock-mode-high-enable:
|
||||
$ref: /schemas/types.yaml#/definitions/flag
|
||||
description: Enables faster band selection logic.
|
||||
|
||||
adi,12bit-clk-divider:
|
||||
$ref: /schemas/types.yaml#/definitions/uint32
|
||||
description:
|
||||
Clock divider value used when adi,12bit-clkdiv-mode != 0
|
||||
|
||||
adi,clk-divider-mode:
|
||||
$ref: /schemas/types.yaml#/definitions/uint32
|
||||
enum: [0, 1, 2]
|
||||
description: |
|
||||
Valid values for the clkdiv mode are:
|
||||
0: Clock divider off (default)
|
||||
1: Fast lock enable
|
||||
2: Phase resync enable
|
||||
|
||||
adi,aux-output-enable:
|
||||
$ref: /schemas/types.yaml#/definitions/flag
|
||||
description: Enables auxiliary RF output.
|
||||
|
||||
adi,aux-output-fundamental-enable:
|
||||
$ref: /schemas/types.yaml#/definitions/flag
|
||||
description: |
|
||||
Selects fundamental VCO output on the auxiliary RF output.
|
||||
Default = Output of RF dividers.
|
||||
|
||||
adi,mute-till-lock-enable:
|
||||
$ref: /schemas/types.yaml#/definitions/flag
|
||||
description: Enables Mute-Till-Lock-Detect function.
|
||||
|
||||
adi,output-power:
|
||||
$ref: /schemas/types.yaml#/definitions/uint32
|
||||
enum: [0, 1, 2, 3]
|
||||
description: |
|
||||
Output power selection.
|
||||
Valid values for the power mode are:
|
||||
0: -4dBm (default)
|
||||
1: -1dBm
|
||||
2: +2dBm
|
||||
3: +5dBm
|
||||
|
||||
adi,aux-output-power:
|
||||
$ref: /schemas/types.yaml#/definitions/uint32
|
||||
enum: [0, 1, 2, 3]
|
||||
description: |
|
||||
Auxiliary output power selection.
|
||||
Valid values for the power mode are:
|
||||
0: -4dBm (default)
|
||||
1: -1dBm
|
||||
2: +2dBm
|
||||
3: +5dBm
|
||||
|
||||
additionalProperties: false
|
||||
|
||||
required:
|
||||
- compatible
|
||||
- reg
|
||||
- clocks
|
||||
|
||||
examples:
|
||||
- |
|
||||
spi {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
pll@4 {
|
||||
compatible = "adi,adf4351";
|
||||
reg = <4>;
|
||||
spi-max-frequency = <10000000>;
|
||||
clocks = <&clk0_ad9523 9>;
|
||||
clock-names = "clkin";
|
||||
adi,channel-spacing = <10000>;
|
||||
adi,power-up-frequency = <2400000000>;
|
||||
adi,phase-detector-polarity-positive-enable;
|
||||
adi,charge-pump-current = <2500>;
|
||||
adi,output-power = <3>;
|
||||
adi,mute-till-lock-enable;
|
||||
};
|
||||
};
|
||||
...
|
||||
91
bindings/iio/frequency/adi,admv1013.yaml
Normal file
91
bindings/iio/frequency/adi,admv1013.yaml
Normal file
@@ -0,0 +1,91 @@
|
||||
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
||||
%YAML 1.2
|
||||
---
|
||||
$id: http://devicetree.org/schemas/iio/frequency/adi,admv1013.yaml#
|
||||
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||||
|
||||
title: ADMV1013 Microwave Upconverter
|
||||
|
||||
maintainers:
|
||||
- Antoniu Miclaus <antoniu.miclaus@analog.com>
|
||||
|
||||
description: |
|
||||
Wideband, microwave upconverter optimized for point to point microwave
|
||||
radio designs operating in the 24 GHz to 44 GHz frequency range.
|
||||
|
||||
https://www.analog.com/en/products/admv1013.html
|
||||
|
||||
properties:
|
||||
compatible:
|
||||
enum:
|
||||
- adi,admv1013
|
||||
|
||||
reg:
|
||||
maxItems: 1
|
||||
|
||||
spi-max-frequency:
|
||||
maximum: 1000000
|
||||
|
||||
clocks:
|
||||
description:
|
||||
Definition of the external clock.
|
||||
minItems: 1
|
||||
|
||||
clock-names:
|
||||
items:
|
||||
- const: lo_in
|
||||
|
||||
vcm-supply:
|
||||
description:
|
||||
Analog voltage regulator.
|
||||
|
||||
adi,detector-enable:
|
||||
description:
|
||||
Enable the Envelope Detector available at output pins VENV_P and
|
||||
VENV_N. Disable to reduce power consumption.
|
||||
type: boolean
|
||||
|
||||
adi,input-mode:
|
||||
description:
|
||||
Select the input mode.
|
||||
iq - in-phase quadrature (I/Q) input
|
||||
if - complex intermediate frequency (IF) input
|
||||
enum: [iq, if]
|
||||
|
||||
adi,quad-se-mode:
|
||||
description:
|
||||
Switch the LO path from differential to single-ended operation.
|
||||
se-neg - Single-Ended Mode, Negative Side Disabled.
|
||||
se-pos - Single-Ended Mode, Positive Side Disabled.
|
||||
diff - Differential Mode.
|
||||
enum: [se-neg, se-pos, diff]
|
||||
|
||||
'#clock-cells':
|
||||
const: 0
|
||||
|
||||
required:
|
||||
- compatible
|
||||
- reg
|
||||
- clocks
|
||||
- clock-names
|
||||
- vcm-supply
|
||||
|
||||
additionalProperties: false
|
||||
|
||||
examples:
|
||||
- |
|
||||
spi {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
admv1013@0{
|
||||
compatible = "adi,admv1013";
|
||||
reg = <0>;
|
||||
spi-max-frequency = <1000000>;
|
||||
clocks = <&admv1013_lo>;
|
||||
clock-names = "lo_in";
|
||||
vcm-supply = <&vcm>;
|
||||
adi,quad-se-mode = "diff";
|
||||
adi,detector-enable;
|
||||
};
|
||||
};
|
||||
...
|
||||
134
bindings/iio/frequency/adi,admv1014.yaml
Normal file
134
bindings/iio/frequency/adi,admv1014.yaml
Normal file
@@ -0,0 +1,134 @@
|
||||
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
||||
%YAML 1.2
|
||||
---
|
||||
$id: http://devicetree.org/schemas/iio/frequency/adi,admv1014.yaml#
|
||||
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||||
|
||||
title: ADMV1014 Microwave Downconverter
|
||||
|
||||
maintainers:
|
||||
- Antoniu Miclaus <antoniu.miclaus@analog.com>
|
||||
|
||||
description: |
|
||||
Wideband, microwave downconverter optimized for point to point microwave
|
||||
radio designs operating in the 24 GHz to 44 GHz frequency range.
|
||||
|
||||
https://www.analog.com/en/products/admv1014.html
|
||||
|
||||
properties:
|
||||
compatible:
|
||||
enum:
|
||||
- adi,admv1014
|
||||
|
||||
reg:
|
||||
maxItems: 1
|
||||
|
||||
spi-max-frequency:
|
||||
maximum: 1000000
|
||||
|
||||
clocks:
|
||||
maxItems: 1
|
||||
|
||||
clock-names:
|
||||
items:
|
||||
- const: lo_in
|
||||
description:
|
||||
External clock that provides the Local Oscilator input.
|
||||
|
||||
vcm-supply:
|
||||
description:
|
||||
Common-mode voltage regulator.
|
||||
|
||||
vcc-if-bb-supply:
|
||||
description:
|
||||
BB and IF supply voltage regulator.
|
||||
|
||||
vcc-vga-supply:
|
||||
description:
|
||||
RF Amplifier supply voltage regulator.
|
||||
|
||||
vcc-vva-supply:
|
||||
description:
|
||||
VVA Control Circuit supply voltage regulator.
|
||||
|
||||
vcc-lna-3p3-supply:
|
||||
description:
|
||||
Low Noise Amplifier 3.3V supply voltage regulator.
|
||||
|
||||
vcc-lna-1p5-supply:
|
||||
description:
|
||||
Low Noise Amplifier 1.5V supply voltage regulator.
|
||||
|
||||
vcc-bg-supply:
|
||||
description:
|
||||
Band Gap Circuit supply voltage regulator.
|
||||
|
||||
vcc-quad-supply:
|
||||
description:
|
||||
Quadruple supply voltage regulator.
|
||||
|
||||
vcc-mixer-supply:
|
||||
description:
|
||||
Mixer supply voltage regulator.
|
||||
|
||||
adi,input-mode:
|
||||
description:
|
||||
Select the input mode.
|
||||
iq - in-phase quadrature (I/Q) input
|
||||
if - complex intermediate frequency (IF) input
|
||||
enum: [iq, if]
|
||||
|
||||
adi,detector-enable:
|
||||
description:
|
||||
Digital Rx Detector Enable. The Square Law Detector output is
|
||||
available at output pin VDET.
|
||||
type: boolean
|
||||
|
||||
adi,p1db-compensation-enable:
|
||||
description:
|
||||
Turn on bits to optimize P1dB.
|
||||
type: boolean
|
||||
|
||||
adi,quad-se-mode:
|
||||
description:
|
||||
Switch the LO path from differential to single-ended operation.
|
||||
se-neg - Single-Ended Mode, Negative Side Disabled.
|
||||
se-pos - Single-Ended Mode, Positive Side Disabled.
|
||||
diff - Differential Mode.
|
||||
enum: [se-neg, se-pos, diff]
|
||||
|
||||
required:
|
||||
- compatible
|
||||
- reg
|
||||
- clocks
|
||||
- clock-names
|
||||
- vcm-supply
|
||||
|
||||
additionalProperties: false
|
||||
|
||||
examples:
|
||||
- |
|
||||
spi {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
converter@0 {
|
||||
compatible = "adi,admv1014";
|
||||
reg = <0>;
|
||||
spi-max-frequency = <1000000>;
|
||||
clocks = <&admv1014_lo>;
|
||||
clock-names = "lo_in";
|
||||
vcm-supply = <&vcm>;
|
||||
vcc-if-bb-supply = <&vcc_if_bb>;
|
||||
vcc-vga-supply = <&vcc_vga>;
|
||||
vcc-vva-supply = <&vcc_vva>;
|
||||
vcc-lna-3p3-supply = <&vcc_lna_3p3>;
|
||||
vcc-lna-1p5-supply = <&vcc_lna_1p5>;
|
||||
vcc-bg-supply = <&vcc_bg>;
|
||||
vcc-quad-supply = <&vcc_quad>;
|
||||
vcc-mixer-supply = <&vcc_mixer>;
|
||||
adi,quad-se-mode = "diff";
|
||||
adi,detector-enable;
|
||||
adi,p1db-compensation-enable;
|
||||
};
|
||||
};
|
||||
...
|
||||
55
bindings/iio/frequency/adi,admv4420.yaml
Normal file
55
bindings/iio/frequency/adi,admv4420.yaml
Normal file
@@ -0,0 +1,55 @@
|
||||
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
|
||||
%YAML 1.2
|
||||
---
|
||||
$id: http://devicetree.org/schemas/iio/frequency/adi,admv4420.yaml#
|
||||
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||||
|
||||
title: ADMV4420 K Band Downconverter
|
||||
|
||||
maintainers:
|
||||
- Cristian Pop <cristian.pop@analog.com>
|
||||
|
||||
description:
|
||||
The ADMV4420 is a highly integrated, double balanced, active
|
||||
mixer with an integrated fractional-N synthesizer, ideally suited
|
||||
for next generation K band satellite communications
|
||||
|
||||
properties:
|
||||
compatible:
|
||||
enum:
|
||||
- adi,admv4420
|
||||
|
||||
reg:
|
||||
maxItems: 1
|
||||
|
||||
spi-max-frequency:
|
||||
maximum: 1000000
|
||||
|
||||
adi,lo-freq-khz:
|
||||
description: LO Frequency
|
||||
$ref: /schemas/types.yaml#/definitions/uint32
|
||||
|
||||
adi,ref-ext-single-ended-en:
|
||||
description: External reference selected.
|
||||
type: boolean
|
||||
|
||||
required:
|
||||
- compatible
|
||||
- reg
|
||||
|
||||
additionalProperties: false
|
||||
|
||||
examples:
|
||||
- |
|
||||
spi {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
mixer@0 {
|
||||
compatible = "adi,admv4420";
|
||||
reg = <0>;
|
||||
spi-max-frequency = <1000000>;
|
||||
adi,lo-freq-khz = <16750000>;
|
||||
adi,ref-ext-single-ended-en;
|
||||
};
|
||||
};
|
||||
...
|
||||
131
bindings/iio/frequency/adi,adrf6780.yaml
Normal file
131
bindings/iio/frequency/adi,adrf6780.yaml
Normal file
@@ -0,0 +1,131 @@
|
||||
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
||||
%YAML 1.2
|
||||
---
|
||||
$id: http://devicetree.org/schemas/iio/frequency/adi,adrf6780.yaml#
|
||||
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||||
|
||||
title: ADRF6780 Microwave Upconverter
|
||||
|
||||
maintainers:
|
||||
- Antoniu Miclaus <antoniu.miclaus@analog.com>
|
||||
|
||||
description: |
|
||||
Wideband, microwave upconverter optimized for point to point microwave
|
||||
radio designs operating in the 5.9 GHz to 23.6 GHz frequency range.
|
||||
|
||||
https://www.analog.com/en/products/adrf6780.html
|
||||
|
||||
properties:
|
||||
compatible:
|
||||
enum:
|
||||
- adi,adrf6780
|
||||
|
||||
reg:
|
||||
maxItems: 1
|
||||
|
||||
spi-max-frequency:
|
||||
maximum: 1000000
|
||||
|
||||
clocks:
|
||||
description:
|
||||
Definition of the external clock.
|
||||
minItems: 1
|
||||
|
||||
clock-names:
|
||||
items:
|
||||
- const: lo_in
|
||||
|
||||
clock-output-names:
|
||||
maxItems: 1
|
||||
|
||||
adi,vga-buff-en:
|
||||
description:
|
||||
RF Variable Gain Amplifier Buffer Enable. Gain is controlled by
|
||||
the voltage on the VATT pin.
|
||||
type: boolean
|
||||
|
||||
adi,lo-buff-en:
|
||||
description:
|
||||
Local Oscillator Amplifier Enable. Disable to put the part in
|
||||
a power down state.
|
||||
type: boolean
|
||||
|
||||
adi,if-mode-en:
|
||||
description:
|
||||
Intermediate Frequency Mode Enable. Either IF Mode or I/Q Mode
|
||||
can be enabled at a time.
|
||||
type: boolean
|
||||
|
||||
adi,iq-mode-en:
|
||||
description:
|
||||
I/Q Mode Enable. Either IF Mode or I/Q Mode can be enabled at a
|
||||
time.
|
||||
type: boolean
|
||||
|
||||
adi,lo-x2-en:
|
||||
description:
|
||||
Double the Local Oscillator output frequency from the Local
|
||||
Oscillator Input Frequency. Either LOx1 or LOx2 can be enabled
|
||||
at a time.
|
||||
type: boolean
|
||||
|
||||
adi,lo-ppf-en:
|
||||
description:
|
||||
Local Oscillator input frequency equal to the Local Oscillator
|
||||
output frequency (LO x1). Either LOx1 or LOx2 can be enabled
|
||||
at a time.
|
||||
type: boolean
|
||||
|
||||
adi,lo-en:
|
||||
description:
|
||||
Enable additional cirtuitry in the LO chain. Disable to put the
|
||||
part in a power down state.
|
||||
type: boolean
|
||||
|
||||
adi,uc-bias-en:
|
||||
description:
|
||||
Enable all bias circuitry thourghout the entire part.
|
||||
Disable to put the part in a power down state.
|
||||
type: boolean
|
||||
|
||||
adi,lo-sideband:
|
||||
description:
|
||||
Switch to the Lower LO Sideband. By default the Upper LO
|
||||
sideband is enabled.
|
||||
type: boolean
|
||||
|
||||
adi,vdet-out-en:
|
||||
description:
|
||||
VDET Output Select Enable. Expose the RF detector output to the
|
||||
VDET external pin.
|
||||
type: boolean
|
||||
|
||||
'#clock-cells':
|
||||
const: 0
|
||||
|
||||
dependencies:
|
||||
adi,lo-x2-en: [ "adi,lo-en" ]
|
||||
adi,lo-ppf-en: [ "adi,lo-en" ]
|
||||
|
||||
required:
|
||||
- compatible
|
||||
- reg
|
||||
- clocks
|
||||
- clock-names
|
||||
|
||||
additionalProperties: false
|
||||
|
||||
examples:
|
||||
- |
|
||||
spi {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
adrf6780@0 {
|
||||
compatible = "adi,adrf6780";
|
||||
reg = <0>;
|
||||
spi-max-frequency = <1000000>;
|
||||
clocks = <&adrf6780_lo>;
|
||||
clock-names = "lo_in";
|
||||
};
|
||||
};
|
||||
...
|
||||
Reference in New Issue
Block a user